



I/O Connectivity Chiplet

Rishi Chugh

6/19/2022

Chiplet Examples for Heterogenous System Design (KGD)

- New Design paradigm , from IP reuse to Chiplet reuse
- Primary drivers for chiplet functionality:

- Multi-Core
- GPGPU
- CPU + Workload accelerator
- Scientific computing




→ Processor

- HBM - Cache Extensions
- PIM (Processing In Memory)
- Packet Buffering / Look Ups
- Data Analytics / Cache Ext

→ Memory / Storage

- Host / Client / IO Peripherals
- NoC (Chip / Interposer)
- Server SoC (CPU+Chipsets)
- WEB servers , Fabric , NIC

→ CONNECTIVITY




Heterogenous System : Chiplet IO Connectivity





- Design partitioning is primary driven by “functional independence”
 - Functional independence □ Lego Block Mindset , Repeatable & Scalable Architecture
 - On of the key requirement for “Scalability” is IO Connectivity [Bandwidth]
 - This is legacy classic case of transitions from System □ Chiplet

SiP/MCM vs. Chiplet-Based (Heterogeneous Integration) Architectures

New: The transition from system on a chip (SoC) to system in a package (SiP)



Classic Examples of Chiplet – IO Connectivity Dependency




Chiplet Landscape (IO Chiplet - Connectivity)

Connectivity




CDNS has all these IP +
System know how




- L0/L1 layer implemented on the chiplet
- Provides optimal fabric design flexibility – scalability , larger buffer for high bandwidth i.e., 25T+ on monolithic die
- Can be potentially extended to enable GB , FEX & Multi-Channel features on the chiplet


Block Diagram



Proposal #1





Proposal #2B



IO Tool Automation for Connectivity – Chiplet

- Primary factor for designing Connectivity IO Chiplet
 - Architectural (MAC / PCS / Gearbox / Glue Logic)
 - Physical/Electrical Constraints – bandwidth , beach front , BER , latency , power , package
- Automation primary focus on the "Architectural" element considering the physical constraints as fixed constants (data-path connectivity only)
- Automation is agnostic towards any PHY being considered
 - BoW , OHBI , Ultra-Link , UCIe
 - Only parameter necessary is the data-path (if provided would be beneficiary)
- Automation targets :
 - Design Optimization (PPA)
 - TTM (Scalability)

IO Connectivity Deep Dive – Chiplet




Focus is to optimize the L0/L1 connectivity on the chiplet – Scalable to be re-usable across different market segments / products

Automation Engine – Parameter for IO Chiplet (Connectivity)


- MAC Engine

- 1G/10G/25G/56G/112G/200G/400G/800G
- Channelized / Non-Channelized
- IFG
- Tunneling Protocol (RIoT / VXLAN / NVGRE..)
- SyncE (Timing)
- DMA
- Flow Control
- Filtering
- Padding /Frame Length
- CRC Checks
- Clocking
- Management (Statistics / Traffic Monitoring)




- Packet Processing / Mapping

- Architectural Design
- Based on customer/application requirement
- Flow Injection / Header Checker
- Classifier / Scheduler
- Network Rules
- Application Rules




- Link Layer

- Link Training (LTSSM)
- Data integrity mechanism
- Retry Buffer
- Packet Generator / Checker
- Power Management
- Arbitration



Cadence – Accelerating Chiplet Design

- Design Automation – PAA (IP & Architecture)
- 3D-IC : Design Planning , Implementation & Sign-off



Integrated 3D Design Planning
and Implementation

Comprehensive system enabling
“System Driven PPA”

Early 3D Thermal, Power & STA
analysis

□ **Scaling Horizontally & Vertically** □



cādence®



© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.