



# Open. Together.




**OCP**  
SUMMIT



Server

# OCP NIC 3.0 PCI Express® Test Fixture Updates

Jon Lewis, Dell/EMC  
Mike Klempa, UNH-IOL  
Richard Solomon, PCI-SIG  
Rick Eads, Keysight  
Samit Ashdhir, Facebook (OCP Platinum)



**OPEN**  
**COMMUNITY®**



Open. Together.



# Agenda

- Challenges and Goals
- PCI-SIG® and OCP Ecosystem
- Test Fixtures
  - Design
  - Test and Validation
- Next Steps
- Demo



SERVER



# OCP PCIe® Electrical Conformance



SERVER

## Challenges

- Lack of standard mechanism to measure and assess electrical design margin of OCP NIC

## Current Methods

- Primarily relies on functional interoperability
- Lacks visibility into quantified margins to ensure consistent and predictable performance at scale
- Custom fixtures for “FYI” assessments



# Goal: Standardize PCIe Conformance for OCP



SERVER

- Deterministic and standardize methodology across compute and storage platforms
- Enable interoperability across OCP NIC add-in cards and platforms
- Electrical conformance to PCIe 3.0+ technology signaling rates for interoperability
- Open sourced to OCP Community to enable independent qualification
  - System vendors
  - 3rd party labs
  - Mezzanine add-in card vendors
- Full integration with standard industry equipment



# PCI-SIG and OCP Ecosystem

- Compliance Program



SERVER



# PCI-SIG Compliance Program Overview

- PCIe® 4.0 Test Program Under Development
- PCIe 3.0 Integrators List testing (started April 2013)
  - Tests for 2.5, 5, 8 GT/s maximum data rates
- Card Electromechanical (CEM) form factor and “U.2” only
  - Other devices can get on Integrator’s List if tested separately as CEM w/adapter
  - M.2 (Socket 3) under development
- Fixtures and tests provided through PCI-SIG


# PCI-SIG Compliance Workshops

- Set of “Gold Suite” tests – both protocol and electrical plus interoperability with other attending devices
- E.g. Transmitter and Receiver signal quality, PLL Bandwidth, Link Equalization process
- Must pass \*ALL\* gold suite tests & 80% of interops
- Held at an atrium-style hotel, systems get rooms, add-in cards travel room-to-room
- Advance registration – typically closes a month ahead



# PCI-SIG PCIe 4.0 16GT/s Fixtures

- Compliance Base Board (CBB) & Compliance Load Board (CLB) which “emulate” a motherboard & add-in card
- Both used for calibration then DUT replaces one
- Variable ISI Boards new with 4.0 program



# OCP Fixtures

- Test fixtures
- Test procedures





SERVER



# Fixture Design

- Design and specification
  - CLB: PCIe 3.0 specification(low-loss) & PCIe 4.0 specification(mid-loss)
- CBB: Single Design
- Design source files to be made available on OCP website
- Both CBB & CLB require use of PCI SIG<sup>®</sup> ISI board for PCIe 4.0 technology



SERVER





# Test Procedure

- How to use these fixtures for PCIe Electrical Testing with OCP platforms



SERVER









# Fixture Test and Verification




SERVER

- Characterization data






# Test Accessories






# PCISIG ISI Board for 16GT/s Testing







# PCIe 4.0 Receiver Testing @16GT/s



DC-block  
N9398C



PCIe 4.0 RX Calibration Eye



3dB Endpoint Package Model



5dB Endpoint Package Model



Open. Together.



# What Next?

- Enablement with PCI SIG Serial Working Group ongoing!
- Fixture Availability:
  - Design Files are located on the wiki:
    - Schematic/Layout Source and production files
    - Users Manual
  - Procurement channel
    - UNH-IOL
    - Test Reports



SERVER

# Live Demo



SERVER



# Call to Action

- Join Server Mezzanine working group to contribute

Project Wiki with latest specification : <http://www.opencompute.org/wiki/Server/Mezz>

Mailing list: <http://lists.opencompute.org/mailman/listinfo/opencompute-mezz-card>





# Open. Together.

OCP Global Summit | March 14–15, 2019

