

# Wide Parallel LED-Based Optical Links for Chip-to-Chip Applications

# Rob Kalman, Bardia Pezeshki, Alex Tselikov








### Transmitters using CROMEs

- World's fastest LEDs!
- Data rates up to 10Gb/s so far (with 6dB equalization)
- Devices are fast at high current density (J > 1kA/cm<sup>2</sup>) due to increased non-radiative recombination (e.g. Auger)
- In high-quality epi, also can be fast in low current density (< 100A/cm<sup>2</sup>) regime
- Can trade off efficiency and modulation BW
  - Lighting LEDs can be 90% efficient so lots of efficiency to give ...

#### **Key Points**



- CROMETM (Cavity-Reinforced Optical Micro-Emitter): Optimized GaN LED enables 10Gbps/lane using blue light ( $\lambda \sim 430$ nm)
- Si PDs: Great in the blue: very short absorption length enables very low C CMOS-compatible detectors
- **BoC™** (Bunch of Cores) **fiber**: Hundreds of multimode cores (~50um core diameter) in ~1mm diameter fiber
- Highly parallel links: Typical is 256 lanes x 4Gbps/lane = 1Tbps

10Gb/s eye

equalization)

(~6dB


• Relaxed packaging alignment: Tolerances ~ +/-5um support passive alignment


#### Link Performance

#### No error floors down to BER < 1e-15</li>

Dispersion

- Modal and chromatic dispersion contributions
- 10Gb/s, 3 meters: 3dB penalty
- 4Gb/s, 10 meters: 3dB penalty






#### Excellent Blue PDs in Silicon


• Blue light is absorbed very fast in silicon – allows large, low capacitance detectors

(0.135um)

• Interdigitated structure can be made CMOS-compatible



8-element PD array using interdigitated p-i-n structure





S21 detector measurements

- Speed limited by 6GHz instrument
- Estimate C < 10fF for 30µm diameter

#### Temperature Performance and Initial Reliability

- Much less sensitive to temperature than lasers
- Initial life test of handful of devices looks OK






## Multicore "Bunch of Cores" Fiber

• Based on "imaging" fiber with thousands of cores → each optical lane can be carried in multiple cores

• Fiber optimized for LightBundle links needs only a few hundred



CMOS-compatible


PD structure

Silicon substrate


#### ASIC integration


- Testing ASIC with various arrays up to 128 Tx + 128 Rx x 2Gbps (130nm CMOS)
- Arrays of CROMEs transferred to ASIC using laser lift-off
- Developing higher performance product ASIC for in 16nm CMOS
- Working with supply chain partners on volume manufacturing of CROMEs, BoC fiber, packaging

32 element CROME array on CMOS



32 element PD array





Lifted-off devices on ASIC