



Wide Parallel LED-Based Optical Links for Chip-to-Chip Applications

Rob Kalman, Bardia Pezeshki, Alex Tselikov


Avicena



Key Points





- **CROME™** (Cavity-Reinforced Optical Micro-Emitter): Optimized GaN LED enables 10Gbps/lane using blue light ($\lambda \sim 430\text{nm}$)
- **Si PDs:** Great in the blue: very short absorption length enables very low C CMOS-compatible detectors
- **BoC™** (Bunch of Cores) **fiber:** Hundreds of multimode cores ($\sim 50\mu\text{m}$ core diameter) in $\sim 1\text{mm}$ diameter fiber
- **Highly parallel links:** Typical is 256 lanes x 4Gbps/lane = 1Tbps
- **Relaxed packaging alignment:** Tolerances $\sim \pm 5\mu\text{m}$ support passive alignment




Transmitters using CROMES

- World's fastest LEDs!
- Data rates up to 10Gb/s so far (with 6dB equalization)
- Devices are fast at high current density ($J > 1\text{kA}/\text{cm}^2$) due to increased non-radiative recombination (e.g. Auger)
- In high-quality epi, also can be fast in low current density ($< 100\text{A}/\text{cm}^2$) regime
- Can trade off efficiency and modulation BW
 - Lighting LEDs can be 90% efficient so lots of efficiency to give ...

Link Performance




- No error floors down to BER < 1e-15
- Dispersion
 - Modal and chromatic dispersion contributions
 - 10Gb/s, 3 meters: 3dB penalty
 - 4Gb/s, 10 meters: 3dB penalty





Excellent Blue PDs in Silicon

- Blue light is absorbed very fast in silicon – allows large, low capacitance detectors
- Interdigitated structure can be made CMOS-compatible



CMOS-compatible PD structure





S21 detector measurements

- Speed limited by 6GHz instrument
- Estimate C < 10fF for 30μm diameter

Temperature Performance and Initial Reliability

- Much less sensitive to temperature than lasers
- Initial life test of handful of devices looks OK



Multicore “Bunch of Cores” Fiber

- Based on “imaging” fiber with thousands of cores → each optical lane can be carried in multiple cores
- Fiber optimized for LightBundle links needs only a few hundred cores → 1 core per lane






Image of output facet of the fiber




Measured crosstalk between adjacent cores < -27dB




ASIC integration

- Testing ASIC with various arrays up to 128 Tx + 128 Rx x 2Gbps (130nm CMOS)
- Arrays of CROMES transferred to ASIC using laser lift-off
- Developing higher performance product ASIC for in 16nm CMOS
- Working with supply chain partners on volume manufacturing of CROMES, BoC fiber, packaging


32 element CROME array on CMOS



32 element PD array



Lifted-off devices on ASIC



OPEN POSSIBILITIES.

NOVEMBER 8, 2021