OCP SAI/SONiC Workshop

SONiC Powered by Programmable Data Planes

Arkadiy Shapiro, Product Management Barefoot Networks, an Intel Company arkadiy.Shapiro@intel.com







Data Plane Programmability Building Blocks





P4 Community and Ecosystem





Strong community 3000+ developers

5 active working groups

100+ member organizations







Barefoot Ecosystem



Barefoot Intel Progress with SONiC in 2019

- Expand set of **supported platforms**
 - Tofino2 White box
 - Stordis OCP Accepted Switches
- Testing & Hardening
 - Multiple testbeds enabling CI/CD with SONiC and P4 data plane
 - Passing SONiC community test suite
 - Daily SONiC testing
- Continuous upstreaming of changes to support latest SAI / SONiC releases and features
 - SAI 1.5.1 support
 - High-scale VXLAN tunneling
 - Warm reboot





P4-Programmable OCP Switches



Advanced Programmable Switches with Built-in Time Synchronization



BF6064X-T 64x100G Switch



BF2556X-1T 48x10/25+8x100G Switch





英業達 Inventec



AS9516-32D – Tofino[™] 2 Whitebox

- Now supports SONiC!
 - Same SDE / SAI as Tofino
 - P4 program with higher table scale
- System specifications
 - 1 RU
 - 32x400GE QSFP-DD ports (2x1 stacked QSFP-DD cages)
 - Intel® Xeon-D COM-Express CPU module



Barefoot Intel Software Support for SONIC P4 Applications

Abstraction API

SAI



Barefoot P4 Compiler & Tools Packet Test Framework



ASIC Model



Barefoot Intel SONiC Delivery

Option	Scenario	
Binary file on SONiC community page	Quick start with SONiC supported features	
Binary files provided by Barefoot support	Quick start with features not upstreamed	
Compile from P4 Studio SDE	Data plane / SAI implementation change	





Barefoot Intel SONiC Strategy

- 1. Validation of SONIC master (specific ref point) with each GA release of P4 Studio SDE
- 2. Pass community tests with all P4 Studio SDE releases and coupled SONiC release / ref point
- 3. Maintain a SDE + SONiC combination for community test baseline









Intel & Keysight Partnership

Intel SONiC Hardening

- Double # of testbeds
- 100% of tests passed
- Daily SONiC validation
- Latest SAI / SONiC
 with every SDE release
- 70+ PRs submitted in 2019





Switching Between Different P4 Data Planes

1. In SONiC, edit /etc/sonic/config_db.json to include the p4_profile attribute:

```
...
"DEVICE_METADATA": { "localhost": {
...
"p4 profile": "<P4 program name"}}</pre>
```

- 2. Load the updated config_db.json: sudo config load -y
- 3. Reboot for the new data plane to take effect







Custom Data Plane Integration Options with



Use-case: SONiC and Table Scale

- Different table sizes for leaf and spine
- Different table sizes for different deployments
- Example: IPv4 vs IPv6 heavy fabric

Parameter	Scenario 1	Scenario 2
IPv4 Host Local	High	Low
IPv4 LPM	Medium	Low
IPv6 Host	Low	High
IPv6 LPM	Low	Medium





Use-case: SONiC & Data-Plane

Telemetry Barefoot Data-Plane Telemetry







Addressing SONIC Growing Pains Together

- Same level of PR validation for all platforms
- Stable released branch / image vs master
- Community tests to become more flexible
 - Not tied to specific fan-out switch
 - Increase use-case coverage



