

ODSA POC Mara Baseboard Specification

Jayaprakash Balachandran (JP), Cisco
Faraz Shoukat, Macom
Jawad Nasrullah, zGlue



12/18/2019





Open. Together.

Mara Baseboard Spec Overview

- Baseboard FF: FHFL PCIe card as defined by SNIA
- Three Pchiplet slots with two Molex mirror Mezz connectors per slot
 - Pchiplets interchangeable across slots
 - Support variety of Chiplet use cases
 - Support for Server Host, Network and Storage interfaces
- Protocol Agnostic Full Mesh HSIO Wiring Topology for Pchiplets
 - Support Embedded, Common clock and Source Synchronous clocking modes
 - Low loss links supporting very high data rates
- Dedicated Management Links for Pchiplet / Peripheral Management
 - Secure boot, Voltage Sequencing, Configuration, Status Monitoring
- Interface support for Test and Bringup
- 200W Power Budget with 12V and 3.3V Power rails




Mara Baseboard Architecture




Pchiplet Connector Interface

Signaling




2x Molex Mirror Mezz Connectors with 76 diff pairs (J1 and J2)




PID[0], PID[1] will be pulled up by default inside each Pchiplet

Pchiplet detects its slot




Pchiplet announces its slot to others

Baseboard Interconnect Architecture




Inter-Pchiptlet traces are capable of upto 100G signaling
With controlled impedances. Can support multiple HSIO signaling
and clocking (PCIE, ETH, LVDS and BoW).
18 Layer EM891 Low Loss Dielectric


Baseboard Management




Test and Bring up Interfaces



JTAG for Pchiplet Bringup / debug




Daisy chained JTAG Interface for Pchiplet Boundary Scan




Pchiplets UART Interface for Pchiplet Bringup / debug

Reset and Clocking Scheme



Power Supply Scheme



Thank You



Open. Together.