


Lisa Jensen, Product Engineering Director OCP ODSA Project Workshop Facebook, Menlo Park, CA December 18, 2019



3D Test: Problem Statement




- Address both pre- and post-bond die testing
- Address both partial and full stack testing
- Modular tests to cover
 - die internals
 - die to die interconnect
 - die to board/package connections
- Leverage existing (and emerging) standards: 1149.1/.6, 1500, 1687, 1838, Jedec



Die-level DFT Infrastructure


- Embedded Scan
- JTAG (1149.1/6)
- PTAM (Power Test Access Management)
- OPCG / OCC
- MBIST
- LBIST
- Compression
- Process Monitors



Example Die with 1149.1




3D Stack DFT Architecture - Concept





3D Test Mode Set-up Example



Reference: S. Deutsch et. al., "DfT Architecture and ATPG for Interconnect Tests of JEDEC Wide-IO Memory-on-Logic Die Stacks", ITC-2012



Building On Existing Standards

IEEE 1149.1 (aka JTAG)

- 5 pin Test Access Port (TAP)
- Used for isolation and access at the board

• IEEE 1500

- Wrapper for cores
- Used for isolation and access at the SoC


JEDEC standards:


- JESD229- Wide I/O Single Data Rate,
- JESD229-2 Wide I/O 2
- JESD235B High Bandwidth Memory DRAM


• IEEE 1839

- Serial control mechanism
- Die wrapper register (DWR)
- Flexible parallel port (FPP)

IEEE1149.1 Architecture









cādence®

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks or Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or trademarks or trademarks or trademarks are the property of their respective owners.