

ODSA: Technical Introduction

Bapi Vinnakota, Netronome ODSA Project Workshop June 10th, 2019

Consume. Collaborate. Contribute.




ODSA: A New Server Subgroup (Incubation)

- Extending Moore's Law
 - Domain-Specific Architectures: Programmable ASICs to accelerate high-intensity workloads (e.g. Tensorflow, Network Flow Processor, Antminer...)
 - Chiplets: Build complex ASICs from multiple die, instead of as monolithic devices, to reduce development time/costs and manufacturing costs.
- Open Domain-Specific Architecture: An architecture to build domain-specific products
 - Today: All multi-chiplet products are based on proprietary interfaces
 - Tomorrow: Select best-of-breed chiplets from multiple vendors
 - Incubating a new group, to define a new open interface, build a PoC



Open Interface for Chiplet-Based Design




Multiple chiplets need to function as though they are on one die



How to Participate Please Help! : Join a Workstream

Join the PoC, Build fast: (Quinn Jacobson/Jawad Nasrullah) Join Interface/Standards: (Mark Kuemerle/Aaron Sullivan)




(Sam Fuller) Define test and assembly workflow Integrated System on a Subscrate Complex Packaging MCM Complex ASIC Develop MCM Design Sl/Pl MSIC Function

Provide Chiplet IP

Workstream contact information at the ODSA wiki

Join Business, IP and workflow:






Domain-Specific Architectures

Tailor architecture to a domain*

- Server-attached devices programmable, not hardwired
- Integrated application and deployment-aware development of devices, firmware, systems, software
- 5-10X power performance improvement
- Big more of a processor to I/O mismatch => more memory
- Each serves a smaller market



Google TPU vs. CPU and GPU

Source: "An in-depth look at Google's first Tensor Processing Unit (TPU)," Google Cloud, May 2017

FPGA


CPU

Source: Netronome, based on internal benchmarks and industry reports related to Xeon CPUs and Arria FPGAs

*A New Golden Age for Computer Architecture John L. Hennessy, David A. Patterson Communications of the ACM, February 2019, Vol. 62 No. 2, Pages 48-60



Domain-Specific for Networking and Security



Incremental Performance/Watt


Better Power Performance Cloud Workload

1 Port-blast100 | VXLAN | 1:2 Flows:Rules Intel Xeon Gold 6138 | Intel Xeon Gold 6138P (Arria 10 GX 1150) | Netronome NFP

Netronome NFP vs. CPU and FPGA




Monolithic vs Chiplets



Integration provides nearly all the benefits of a shrink at a fraction of the cost, because of efficient inter-chiplet interconnect

Area, Power and Cost for Shrink vs. Integration



https://www.netronome.com/media/documents/WP_0DSA_0pen_Accelerator_Architecture.pdf




Chiplets for DSAs

Design Function	Value
IP Qualification	Verified IP for inter-chiplet communication
Architecture	Leverage reference architecture.
Verification	Focus investment on domain-specific logic.
Physical	Reuse chiplets instead of IP for 40% of the functions in a monolithic design
Software	Open source firmware and software for host-attached operation
Prototype	Aim for reference package design with area, power budgets and pinouts for components
Test and Validation	Develop workflow for chiplets


Chiplet reuse reduces development costs Partition large devices into smaller devices with better yield.


Consume. Collaborate. Contribute.






Cross-Chiplet ODSA fabric







ODSA Scope



Reference architectures, PoCs for



Timeline

 ODSA Announced 	10/1/18	7 companies
White Paper	12/5/18	10 companies
 First Workshop @Global Foundries 	01/28/19	35 companies
 Joined OCP 	03/15/19	
 Second Workshop @Samsung 	03/28/19	53 companies
 Today @Intel 	06/10/19	65 companies

Meet weekly on Fridays. Status updates, new project proposals, guest speakers. All the content on the ODSA wiki - https://www.opencompute.org/wiki/Server/ODSA

We may not have the right solution, we likely have the right problem.





Our Progress - How You Can Participate

Project	Objective	Participants	Recent Results	Upcoming Milestones
PHY Analysis	PHY requirements PHY analysis Cross-PHY abstraction	Alphawave,Aquantia, Avera Semi, Facebook, Intel, Kandou, Netronome, zGlue,	PHY Analysis paper (to be published at Hot Interconnect in August)	PIPE abstraction Operations, test ar management
BoW Interface	No technology license fee, easy to port inter-chiplet interface spec	Aquantia, Avera Semi, Netronome	New BoW Interface (to be published at Hot Interconnect in August)	Data i/f spec, Aug, 2019 0.9 spec, Sep, 2019
Prototype	Device that integrates existing die from multiple companies into one package	Achronix, Cisco, Netronome, NXP, Samtec, Sarcina, zGlue	Decomposable design flow.	Committed schedule
Chiplet Design eXchange	Open chiplet physical description format starting with zGlue format. Information normally confidential.	Ayar, NXP, zGlue	Open chiplet survey.	ZEF Exchange format draft specification
Inter-chiplet Link Layer	Interface and implementations – requirements and definition	Achronix, Avera Semi, Intel, Netronome, more needed		

Listing participation does not imply official endorsement by employer

	Needs	
nd		
5,	Foundry support for test chips. Chiplet library with interface Open source implementation	
	End users End user participation ~30% funding is open	
	EDA participation	

Projects Requested

Project	Objective	Participants	Recent Results	Upcoming Milestones
Cross-chiplet network layer, fabric agents	Scalable network layer. Netronome offers a starting point	Netronome		
Pchiplet design flow	Chip/chiplet open design flow to integrate across companies			
Reference Architectures	I/O, Compute, Memory, functional partition for SmartNIC, Inferencing, Storage, Learning, Image/Video			
Chiplet proposals	Proposals for chiplets for common functions – I/O, CPU, Memory			
Business workflow	Leverage learnings from prototype effort			

