


## Dave Armstrong

Chairman – Test Technology Working Group,  
Heterogeneous Integration Roadmap  
Director of Business Development, Advantest




- >30 years in semiconductor test industry (HP, Agilent, Advantest)
- 9 years in semiconductor component industry (Design, Product, and Test Engineering)
- Degrees in Electrical, Computer, and Environmental Engineering from the University of Michigan

# Yesterday (Circa 2018)




- Multichip integration < 10 parts
- Significant use of HBM stacks which were assumed to be “KGS”.
- Wafer testing of logic part was limited. (usually not at speed or power)
- Bump size and pitch provided OK yield (but there were problems)
- Logic device was responsible for testing each HBM interface (BIST)
- DUT \$\$ =  $f$  (Yield<sub>FinalTest</sub>)
- Yield<sub>FinalTest</sub> =  $f$ (Yield<sub>HighTemp</sub>) \*  $f$ (Yield<sub>HighFreq</sub>) \*  $f$ (Yield<sub>Contacts</sub>)<sup>#Bumps</sup>
- Yield<sub>SLT</sub> < Typically 95%-98%

# Tomorrow (Circa 2020)




- Multichip integration >> 10 parts
- Some HBM stacks – many logic devices.

# What Must we Do? → Shift Left



# Tomorrow (Circa 2020)



- Multichip integration >> 10 parts
- Some HBM stacks – many logic devices.
- Wafer testing of logic part needs to include speed, power, & harvesting
- Bump size and pitch shrinking. # Bumps/die growing.
- KGD test becomes critical to manufacturing cost-effective assemblies.
- Die to die testing of buried interface is responsibility of logic parts (BIST)
- DUT \$\$ =  $f$  (Test Coverage at KGD)
- $\text{Yield}_{\text{FinalTest}} = f(1 - \text{Test Coverage at KGD})^{\# \text{Logic}} * f(\text{Yield}_{\text{Contacts}})^{\# \text{Bumps}}$
- $\text{Yield}_{\text{SLT}} \rightarrow$  SLT will likely become final-test.

# Tomorrow (circa 2020)

