



THE PATH TO A CHIPLLET ECOSYSTEM

Ramune Nagisetty

Senior Principal Engineer

Director, Process and Product Integration

Intel CTO Office



LEGAL INFORMATION

This presentation contains the general insights and opinions of Intel Corporation (“Intel”). The information in this presentation is provided for information only and is not to be relied upon for any other purpose than educational. Statements in this document that refer to Intel’s plans and expectations for the quarter, the year, and the future, are forward-looking statements that involve a number of risks and uncertainties. A detailed discussion of the factors that could affect Intel’s results and plans is included in Intel’s SEC filings, including the annual report on Form 10-K.

Any forecasts of goods and services needed for Intel’s operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Intel accepts no duty to update this presentation based on more current information. Intel is not liable for any damages, direct or indirect, consequential or otherwise, that may arise, directly or indirectly, from the use or misuse of the information in this presentation. Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at [intel.com](https://www.intel.com), or from the OEM or retailer.

Copyright © 2019 Intel Corporation.

Intel, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others




RAPIDLY CHANGING WORKLOADS AND APPLICATIONS

Data, AI, and Infrastructure



I/O Variety & Complexity

Higher Complexity, Shorter Life, More Variety
Standard Protocol Trends



Rise of Disruptive Architectures

Increasing Bandwidth Requirements

... ARE DRIVING NEW INNOVATION PARADIGMS

PACKAGE IS A PLATFORM FOR INNOVATION & AGILITY

TECHNOLOGY DRIVERS

(e.g. heterogeneous integration, reticle limited die, IP porting)

MARKET REQUIREMENTS


(e.g. form factor, accelerators, 3rd party IP, custom solutions)



8th Gen Intel® Core™
Intel high-performance CPU, HBM2
and AMD* discrete graphics




Intel® Stratix® 10 FPGA
HBM + RF XCVR



Intel® Lakefield
3D die stacking

PACKAGE-LEVEL INTEGRATION EXPECTED TO GROW FURTHER




ITRS 2.0 Roadmap Focuses on Heterogeneous Integration and Connectivity


Multivendor Interoperable HBM (High Bandwidth Memory)

27% CAGR in 2.5D/3D Packaging

ADVANCED MCP LANDSCAPE





- Key Feature Scaling Metrics:
- IO/mm/Layer (Escape Density)
- IO/mm² (Die Area)




Technologies with silicon back-end wiring have the highest wire densities

INTEL® EMBEDDED MULTI-DIE INTERCONNECT BRIDGE (EMIB) Technology




Flip chip bump
pitch 100 μm



HBM μ bump
pitch 55 μm


2D/2.5D DENSE MCP TECHNOLOGIES

EMIB






- Localized high density wiring
- No practical limits to die size
- Standard assembly process
- Bridge manufacturing much simpler
- Bridge silicon costs < Silicon interposer
 - No TSVs, Significantly less silicon area
- Increased package manufacturing complexity

Silicon Interposer



- CTE Matched with Si
- Excellent chip-attach alignment
- Pitch scaling
- Interposer size is typically limited by reticle field
 - Efforts in place to develop larger than reticle interposers
- TSV capacitance impacts signal integrity of off-package links
- Interposer attach adds an extra chip attach step

NEW PACKAGING CAPABILITIES AND STANDARDS



≈ Near On-Die Capability

	On-board	On-package (FCxGA)	EMIB	On-die
Distance (mm)	1000	2-50	1-3	< 1
Wire Density (lines/mm/layer)	Up to 15	35	1000+	1000+
Power (pJ/bit)	7-20	1-2	<1	.1
BW/shoreline (Gbps/mm)	200	250	1000+	
Standards	PCIe, DDR		AIB*, HBM	AMBA, ...

*royalty-free license announced in July 2018



INDUSTRY HAS REACHED AN INFLECTION POINT



Rapidly Emerging New Workloads & Disruptive Architectures

Breakthroughs in Packaging Capabilities Approach On-Die Solutions

New Interface Standards for Package-Level Integration

**WE HAVE AN OPPORTUNITY TO SCALE ECOSYSTEM INNOVATION
THROUGH PACKAGE LEVEL INTEGRATION OF CHIPLETS**

DEMONSTRATED RANGE OF CHIPILET SOLUTIONS




Kaby Lake G

Stratix 10 FPGA

Lakefield


	Kaby Lake G	Stratix 10 FPGA	Lakefield
Silicon	Multiple foundries and nodes	Multiple foundries and nodes	Internal silicon on various nodes
Interface	<ul style="list-style-type: none"> Industry standard HBM (over EMIB) PCIe (over Std Pckg) 	<ul style="list-style-type: none"> Industry standard HBM (over EMIB) AIB (over EMIB) 	<ul style="list-style-type: none"> Proprietary interfaces Logic on logic 3D stacking
Comments	<ul style="list-style-type: none"> Smaller form factor Best in class IP Same die can be used on board or in package Most flexible and quickest TTM 	<ul style="list-style-type: none"> AIB die2die PHY supports EMIB & CoWoS FPGA can be configured for different protocols Mix-n-match approach 	<ul style="list-style-type: none"> Top and bottom die co-design for floor planning and thermals Limited interoperability and re-use

LEVEL OF INTEGRATION DETERMINED BY CAPABILITIES AND REQUIREMENTS. ENABLED BY STANDARDS AND BUSINESS MODELS.




Standardized motherboard interfaces enable the PC ecosystem

Package Level Integration



Standardized chiplet interfaces enable a package-level integration ecosystem

SOC Disaggregation



Standardized SOC interfaces (AMBA/AXI) enable foundry ecosystem

From Board to Package

Benefits	Smaller form factor Higher bandwidth, lower latency Power efficiency
Challenges	Business models Known good die, cost Thermal limits

To Package from SOC

Benefits	IP portability/suitability Potential lower NRE cost & TTM Address reticle size limits, yield
Challenges	Form factor, bandwidth, latency, Silicon area/power overhead Manufacturing cost


TEST AND THERMAL CHALLENGES

Heterogeneous integration drives the need for true KGD

- Comprehensive content at wafer sort



Extremely challenging to probe fine pitch bumps

- Achieve desired coverage without contacting micro-bumps
- Develop HVM methods for Micro-Bump probe



Thermal challenges driven by power, power density, and thermal cross-talk

- Need thermal co-design, improved TIMs + power/thermal management




CHIPLET INTEROPERABILITY ENABLED BY SPECIFICATIONS AND TOOLS

Mechanical




- Bump and wire sizes
- Bonding footprint
- xyz constraints

Power/Thermal




- Power & thermal modeling and cooling solutions

Electrical



- Power delivery
- Noise margin
- Capacitance

Functional



- Data/transaction specifications
- Management: power, security, debug, etc.
- Configuration & statistics
- Manufacturing test access

- Lower productization and NRE cost
- Industry standard test and DFX
- Functional safety, certification, and traceability
- Business model and supply chain enablement
- Easy to use Tools/Flows/Methods

To minimize area/power/cost and support industry scale interoperability


CHIPLET INTEROPERABILITY ENABLED BY SPECIFICATIONS AND TOOLS

Mechanical



- Bump and wire sizes
- Bonding footprint
- xyz constraints


Power/Thermal



New IEEE 2416 standard for power modeling


- Power & thermal modeling and cooling solutions

Electrical



- Power delivery
- Noise margin
- Capacitance

Functional



- Data/transaction specifications
- Management: power, security, debug, etc.
- Configuration & statistics
- Manufacturing test access

- Lower productization and NRE cost
- Industry standard test and DFX
- Functional safety, certification, and traceability
- Business model and supply chain enablement
- Easy to use Tools/Flows/Methods

To minimize area/power/cost and support industry scale interoperability


CHIPLET INTEROPERABILITY ENABLED BY SPECIFICATIONS AND TOOLS

Mechanical



- Bump and wire sizes
- Bonding footprint
- xyz constraints


Power/Thermal



New IEEE 2416 standard for power modeling


- Power & thermal modeling and cooling solutions

Electrical



- Power delivery
- Noise margin
- Capacitance

Functional



New PIPE V5.2 support for configurable short reach PHY

- Data/transaction specifications
- Management: power, security, debug, etc.
- Configuration & statistics
- Manufacturing test access

- Lower productization and NRE cost
- Industry standard test and DFX
- Functional safety, certification, and traceability
- Business model and supply chain enablement
- Easy to use Tools/Flows/Methods

To minimize area/power/cost and support industry scale interoperability

POWER MODELING STANDARD IEEE 2416-2019

IEEE P2416 WG: ARM, Cadence, IBM, Intel, Si2

Si2 UPM WG: ANSYS, Cadence, Entasys, IBM, Intel, Thrace Systems

Standardized interoperable system-level power model


- Independent of voltage & temp
- Allows many different levels of abstraction from IP Block > chiplet > SOC/SIP
- Early insight into electro-thermal effects

Common modeling language targets 3 classes of users

- *Model producers*: those developing power models
- *Model consumers*: those using power models to estimate power
- *Tool developers*: those building EDA power modeling tools

Future: include static/dynamic thermal modeling & process variation

PIPE V5.2 SUPPORT FOR SHORT REACH APPLICATIONS



¹ New Open IP/Specification

² Existing Open Standard

Configurable Short Reach PHY (sec 2.6)

- Potentially 50% active power reduction
- Reduce power state transition times & reduce cost by moving from AC coupling to DC coupling

Carry over board-level ecosystem

- Same Si could be used for both board-level & package-level integration
- Mature ecosystems for Si, validation, software, etc.
- Multi-vendor interoperability
- Supports PCIe, CXL, DMI, UPI, CCIX, SATA, USB3.x & DisplayPort

SUMMARY & CONCLUSION

PACKAGING IS A PLATFORM FOR INNOVATION, AGILITY, FLEXIBILITY

ADVANCED PACKAGING APPROACHING MONOLITHIC SOC

A DEMONSTRATED RANGE OF INTEGRATION SOLUTIONS

**MORE TO BE DONE ON STANDARDS, TOOLS, AND BUSINESS MODELS
TO BUILD THE FOUNDATION OF THE EMERGING CHIPLLET ECOSYSTEM**