

#### ODSA Workshop

#### ODSA Proof of Concept (POC)

Quinn Jacobson, Achronix Jawad Nasrullah, zGlue Jayaprakash Balachandran, Cisco





## Big Picture

 Vision: ODSA success is an open marketplace where people offer their chiplets, and those chiplets have common interfaces to interoperate

**SERVER** 

- Mission: ODSA's role is to define and prove several aspects of the concept to enable companies to be willing to make investments for future multi-party chiplet products with common interfaces
- Actions: ODSA's POCs is to kick start the process
  - Tackle the chicken-and-egg problem by showing companies willing to make incrementally larger investments towards interoperable parts
  - Generate proof points to reduce resistance to making first real products (Making commercial products is beyond the scope of ODSA)



#### Multiple dimensions of POC effort

#### Operations

- Force information sharing at a bare die-level
- Exposing issues of sharing sensitive business metrics
- Validate risk and value sharing models

#### Architectural

- Validate interfaces protocols
- Evaluate performance issues
- Develop software programming models


#### Work flow

- Yield and cost modeling
- Explore chiplet integration and packaging
- Validate power distribution
- Develop high-speed I/O solutions



#### POC has multiple steps

#### Workflow/Software Dev POC





#### Objectives of Workflow POC

- Pathfinding with example workflow across companies and model for market place
  - Reusable cross-company workflow
  - Faster path in future for someone to build a domain-specific multi-chiplet solution
- Bootstrapping the system by building something tangible
  - Demonstrate commitment from all partners
  - Demonstrate credibility as a group
- Inspire by building accelerator (HW+SW) with contemporary performance
  - Need to attract end users
  - Show a path to real product



### Workflow POC First Thought

40G Ethernet copper — 40G Ethernet optical— X8 PCIe G3 (64Gbps)— HOST PCle x4 STORAGE NFP CPU **DRAM FPGA DRAM POC PKG** 



#### Working with legacy chips/interfaces

- Explore Operations
  - Working together
  - Sharing information
- Building Something
  - Making it real
  - Credible
- Create a microcosm for a chiplet market place
  - "Chiplet" suppliers
  - "Chiplet" integrators
  - Software suppliers
  - System builders


- Engineering challenges NOT addressed by first POC (will be addressed with future test chips)
  - Validate new interface for chiplets
  - Packaging and board challenges of new generation of chiplets

#### PChiplet (pronounced "Pichlet")

- Innovative way to take a first step
- A small PCB analogy of a chiplet
- A large PCB analogy of a substrate and package




#### Workflow POC Platform Architecture





### Supports multiple configurations






## First PChiplets

| Port       | Netronome NFP | Achronix FPGA | NXP CPU     | SSD Jumper  |
|------------|---------------|---------------|-------------|-------------|
| Ethernet 3 | YES           | YES           | NO          |             |
| Ethernet 2 | YES           | YES           | NO          |             |
| Ethernet 1 | YES           | YES           | YES         |             |
| PCIe 4 x4  | NO            | NO De         | YES x4      | um per      |
| PCIe 3 x8  | YES x8        | NO E          | YES x4 only | En          |
| PCIe 2 x8  | YES x8        | YES x8        | YES x4 only | _ ber       |
| PCIe 1 x16 | YES x8 only   | YES x8 only   | YES x8      | d<br>m<br>n |




# Example: Smart NIC bump-in-wire






#### Example: Smart NIC Side-car






# Example: Computational Storage







#### Workflow POC physical implementation






#### Workflow POC Pchiplets











## Software and Application Development





## Software and Application Development






#### POC Schedule

|                                       | 2019 |           |           |        |      |        |        |          |     |     | 2020 |         |     |
|---------------------------------------|------|-----------|-----------|--------|------|--------|--------|----------|-----|-----|------|---------|-----|
| Tasks                                 | Mar  | Apr       | May       | Jun    | Jul  | Aug    | Sep    | Oct      | Nov | Dec | Jan  | Feb     | Mar |
| Architecture and Overall              | Con  | nponent S | Selection | , Arch |      |        |        |          |     |     |      |         |     |
| PoC SDV Design                        |      |           |           | Schema | tics | Layout | Mfg    | Bring Up |     |     |      |         |     |
| PoC Package Design                    |      |           |           |        |      |        | Design |          |     |     |      |         |     |
| Packge Manufacturing                  |      |           |           |        |      |        |        |          |     |     | Mfg  |         |     |
| Software/Firmware (Bring UP and demo) |      |           |           |        |      |        |        |          |     |     |      | Bring U | P   |
|                                       |      |           |           |        |      |        |        |          |     |     |      |         |     |



#### Raising additional funds for POC



Made a lot of progress and partners are making substantial contributions

Need additional funding to complete POC projects

Priority today is funds to complete Workflow POC

Funding partners will get early access to PoC development platform (first hardware)



#### Please Join Us

We are looking for fellow travelers for all areas

- Specification Write Ups
- System Netlist Verification
- Board Design
- Software Development
- Application Porting
- Board Bring Up
- Package Design
- System Level Test Development
- Sponsor Board Manufacturing
- Sponsor Package Manufacturing

Reach out to jawad@zglue.com



