OPEN POSSIBILITIES.

Memory Corrected Error profiling (via Linux EDAC Driver) within large-scale cloud infrastructure



HW Mgmt

Memory Corrected Error profiling (via Linux EDAC Driver) within largescale cloud infrastructure

Anil Agrawal, Hardware Systems Engineer, Meta Stephanie Stickel, Hardware Analytics Engineer, Meta Jonathan Zhang, Software Engineer, Meta

OPEN POSSIBILITIES.



PLATINUM

Agenda



MGMT

- Data Center Pain-point to Address
- EDAC Enhancements recap
- Memory Corrected Error Profiling
- EDAC extension proposal





Data Center Pain-points





Shared Problem, Shared Solution

EDAC Drive based error reporting: Addressing the pain-point

OPEN POSSIBILITI<mark>ES</mark>.

Acronyms: EDAC: Error Detection and Correction



EDAC Enhancements - Recap

Presented at 2019 OCP Regional Summit in Amsterdam



Agenda



HW FAULT

MGMT

- Data Center Pain-point to Address
- EDAC Enhancements recap
- Memory Corrected Error Profiling
- EDAC extension proposal





Industry's known failure category/profile¹

Limited data in public domain

Reference#1: https://spectrum.ieee.org/dramsdamning-defects-and-how-they-cripplecomputers





Methodology

	Collect raw EDAC data from each host and dump it into a big database.		EDAC MC1: 1 CE memory read error on CPU_SrcID#0_MC#1_Chan#1_DIMM#0 (channel:1 slot:0 page:0xXXXXXX offset:0xXXX grain:XX syndrome:0xX - err_code:0xXXXX:0xXXXX socket:X imc:X rank:X bg:X ba:X row:0xXXXX
↓		col:0xXX retry_rd_err_log[XXXXXXX	
	Convert into structured data with multiple columns		correrrcnt[XXXX XXXX XXXX XXXX XXXX XXXX XXXX XX
	1		↓
Define Distinct_error_Categories based on the syndrome, deviceID, page, row, column, total records			Random_MBE, Random_SBE, Persistent_SBE, Per sistent_Row, Single_DQ, Persistent_Bank, Block_error, Device_error, Single_burst, No matching pattern



OPEN POSSIBILITIES.

Categorization Methodology Example

	#	Category	Failure Cause	Observation Methodology (Same Dev)		
				Syndrome	Row Addr	Col Addr
	1	Random_SBE	High energy Particle strike, marginal cells	Single-bit	Random	Random
-	2	Random_MBE		Multi-bits	Random	Random
-	3	Persistent_SBE	Retention time degradation	Single-bit	Same	Same
	4	Persistent_Row	Word Line issue	Single/Multi-bits	Same Row	Random
	5	Persistent_Bank	Peripheral issue	Single/Multi-bits	Same Bank	Random
	6	Single_DQ	Peripheral issue	Column-bits	Random	Random
	7	Miscellaneous	Block, device, burst, Col,	Varies	Varies	Varies

D D D D C D C C

One x4 Device Example

DQ3	DQ2	DQ1	DQ0
×	b2	×	* 3
b	b6	b5	b4
b11	>	8	*
)\$ 5	b14	b13)
b19	b18		b16
b23	b		\$
b27	b🔀	b25	b24
b	b30	81 9	b28

- MBE: Multi Bit Error
- SBE: Single Bit Error



Results of past 9 months study

#	Category	Industry ¹	Meta Study		
1	Random_SBE	32%	16%		
2	Random_MBE		27%		
3	Persistent_SBE	48%	12%		
4	Persistent_Row_Error	8%	21%		
5	Persistent_Bank_Error		4%		
6	Single_DQ_Error		12%		
7	Miscellaneous	12%	8%		
	Total	100%	100%		
comr	computers				

open possibiliti<mark>es</mark>.

Key Learnings and future mitigation ideas:

- Random (transient) errors: ~50%
- Single bit persistent error can be mitigated by page-offline. Should not result in DIMM swap.
- Row persistent error can be mitigated by PPR
- Can debug vendor specific issues at scale

- MBE: Multi Bit Error
- PPR: Post Package Repair
- SBE: Single Bit Error



OPEN POSSIBILITIES.

• Data Center Pain-point to Address • EDAC Enhancements – recap

- Memory CE Profiling
- EDAC extension proposal

Agenda

HW FAULT





MGMT

EDAC Driver Extension Proposal

- 1. Extend the capability to capture additional errors using OS-first method
 - a. Add Missing Memory corrected error type
 - b. Add PCIe corrected error types
- 2. Tooling improvement: Add OS based SEL logging capability
 - a. Problem to solve: FW-first method of error reporting allows logging events in platform's persistent storage. No existing mechanism available for such event logging in OS-first method (e.g., EDAC based).
- 3. Future efforts to implement OS-first based RAS action, e.g., triggering PPR.

Plan to develop requirements/specifications

OPEN POSSIBILITI<mark>es</mark>.

- PPR: Post Package Repair
- SEL: System Event Log



EDAC Extension Proposal#1

Existing EDAC logs Coverage

- 1. Demand read CE/UCR (error code: 0x101:0x009n)
- 2. Patrol Scrubber read CE (error code: 0x0008:0x00Cn)
- 3. Patrol Scrubber read UCR (error code: 0x0010:0x00Cn)
- 4. Demand Partial write CE/UCR (error code: 0x0104:0x00An)

Additional Coverage Proposed

1. Command/Address Parity error (error code: 0x0200:0x00Bn)

EDAC Extension Proposal #1:

Add capability to report Command/Address parity error



OPEN POSSIBILITI<mark>ES</mark>.

EDAC Extension proposal#1: Workflow

- Add OS-first handling for memory corrected, uncorrected-recoverable error.
- The workflow:

OPEN POSSIBILI

- Host firmware configures CMCI to be triggered instead of SMI, when there are correctable errors.
- Host Firmware configures interrupt policy, such as leaky bucket thresholds and time period length.
- When CMCI is triggered, EDAC driver interrogates the error syndrome registers, and generates system trace messages as appropriate.

- CMCI: Corrected Machine Check Interrupt
 - SMI: System Management Interrupt



EDAC Extension Proposal#2

Hardware Corrected Error	Uncorrected Non-fatal Error
 Receiver Error Bad TLP Bad DLLP Replay Timer Timeout Replay Number Rollover Advisory Non-Fatal 	 Poison TLP Unsupported Request Completer Abort Unexpected Completion Completion Timeout ACS violation Completion with UR,CA

EDAC Extension Proposal #2:

Add capability to report PCIe errors



OPEN POSSIBILITIES.

Add PCIe Error

Coverage

Call to Action

- Collaborate on EDAC extension development
 - Design requiremets/specification, implementation, and upstreaming
- Where to find additional information
 - Wiki with latest information: <u>https://www.opencompute.org/wiki/Hardware_Management/Hardware_Fault_Management</u>
 - Mailing list: <u>https://ocp-all.groups.io/g/OCP-HWFaultMgt/</u>
 - o Contact directly: Jonathan Zhang (jonzhang@fb.com) or Anil Agrawal (anilagrawal@fb.com)



OPEN POSSIBILITIES.



Thank you!



Open Discussion



Abstract

Title: A study of Linux EDAC drive based hardware corrected error reporting and profiling methods in a large-scale cloud infrastructure

Abstract: As a result of prior OCP initiative in developing 'Enhanced EDAC driver' to collect fine-granular memory corrected error logs, we can observe and create error profile that was not feasible in the past. It is helping us in making data-driven decision to manage such faults more effectively in our cloud infrastructure. This presentation consists of two parts: first we plan to share the results of large-scale study of memory corrected errors over past nine-months, then we will share our proposal to extend similar approach to other types of hardware corrected errors, e.g., PCIe, cache, and inter-CPU link errors. This is in line with OCP's OS-first methodology for Hardware corrected error reporting to eliminate dependency on SMI based methods. We will also discuss various mitigation options we are considering managing the impact of such memory corrected errors.

Speakers: Anil Agrawal, Stephanie Stickel, Jonathan Zhang

OPEN POSSIBILITI<mark>ES</mark>.





HW FAULT MGMT