

Progress Report on:

Datacenter-ready Secure Control Module and Interface for Modular Building Block Architecture (MBA, The Catalyst)

Siamak Tavallaei, Principal Architect Microsoft, Azure OCP Server Project co-Lead

Sept 27, 2019







SERVER









Work-in-Progress



Platform Teams Present

In preparation for an OCP specification, this slide deck is a progress report based on continued feedback received on DC-SCM, DC-SCI, and PCIe Slot Cable Assembly. It is subject to change without notice.





& Google



Feedback from

Lenovo Wiwynn

- Inspur Quanta Inventec
- Sanmina Supermicro

• • •



- Intel
- AMD
- Dell

Dell



Outline

- Motivation, Background, and Review •
- Progress Report on MBA and on DC-SCM & DC-SCI
- Received Feedback
- **Open-source** Activities











Motivation

- Open-source Modular approach for faster TTM
- Modeled after well-known interfaces such as PCIe
- Standardizing Common Blocks and Interfaces
- Target interoperability with ease!
 High-speed Interconnect (PCIe Gen-4 and Gen-5)
 Datacenter-ready Security, Control, and Management







For a successful Modular Building Block Architecture, we need:

- Compute Modules (CPU/Memory/IO) (CMIO)
- IO & Accelerator Add-in Card Modules (AIC)
- Security, Control, and Management (SCM) lacksquare
- **Data-plane** Control
- A suitable Interconnect







Modular Building Block Architecture (MBA)

- Is based on small building blocks \bullet to allow flexible and agile system integration
- Clearly defines input/output ports for interoperability with CPU boards from various suppliers
- Riser-based & Cable-based IO Slots offer flexibility of choice-- ready for PCIe Gen-4 and Gen-5







MBA is a <u>Catalyst</u> for interoperable Innovation!

DC-SCM Facilitates MBA

A standards-ready secure control module, *DC-SCM*, enables the design and deployment of CPU/Memory Complexes and Expansion Chassis to become simply a <u>routine exercise</u> based on guidelines from CPU and SoC suppliers!







Examples of

Modular Building Block Architecture







CPU/Mem/IO Module


Just the essential Central Compute Elements

High-speed Memory and **IO Connectors Close to the SoC**

Get ready for *PCIe* Gen-5!









DC-SCM


Everything Else!

Security, Control, Management






DC-SCM






DC-SCM + CPU/Mem/IO













DC-SCM + CPU/Mem/IO











CPU/Mem/IO Ready for High-speed!




SFF-TA-1002 4C Straight Cable Plug

SFF-TA-1002 4C+ Card Edge Interface For DC-SCM

Started with concepts










CPU/Mem/IO + DC-SCM

Realized the concept












Add-in Card (AIC) Attachment IO Slot to CPU Board Cable Harness Ready for High-speed!











Add-in Card (AIC) Attachment IO Slot to CPU Board Cable Harness





































































AIC Attachment IO Slot to CPU Board Cable Harness



Gen-Z 4C Connector for attachment to CPU/Memory Module

SFF-TA-1002 4C Scalable Connector







PCIe Slot Connector for an Add-in Card in PCIe CEM form factor



PCIe Slot to Gen-Z Pin Map (out for review- not final yet!)


ASSEMBLY PINOUT TABLE			ASSEMBLY PINOUT	
PCIe Side-A		Gen-Z Side-A	PCIe Side-B	
P1	Description	P2	P1	Description
A1	PRSNT_1	A1	B1, B2, B3	P12V
A2, A3	P12V	B1/B2/B3/B4/B5/B6	B4	GND
A4	GND	A5	B5	SMCLK
A5	JTAG2	A42	B6	SMDAT
A6	JTAG3	A2	B7	GND
A7	JTAG4	A3	B8	P3.3V
A8	JTAG5	A4	B9	JTAG1
A9, A10 A11	P3.3V PWRGD	A69/B68/B69 B10	B10 B11	P3.3V_AUX WAKE
		-	B11 B12	
A12 A13	GND REFCLK P	A6 B15	B12 B13	CLKREQ GND
A13 A14	REFCLK_N	B15 B14	B14	HSON_0 (TX)
A14 A15	GND	A13	B15	HSOP_0(TX)
A16	HSIN_0 (RX)	A17	B16	GND
A17	HSIP_0 (RX)	A18	B17	NC PRSNT 2 B17
A18	GND	A16	B18	GND
A19	NC_RSVD_1	NC	B19	HSON_1(TX)
A20	GND	A19	B20	HSOP_1(TX)
A21	HSIN_1(RX)	A20	B21, B22	GND
A22	HSIP_1(RX)	A21	B23	HSON_2(TX)
A23, A24	GND	A22	B24	HSOP_2(TX)
A25	HSIN_2(RX)	A23	B25, B26	GND
A26	HSIP_2(RX)	A24	B27	HSON_3(TX)
A27, A28	GND	A25	B28	HSOP_3(TX)
A29	HSIN_3(RX)	A26	B29	GND
A30	HSIP_3(RX)	A27	B30	PWRBRK
A31	GND	A28	B31	PRSNT_2_B31
A32	NC_RSVD_2	NC	B32	GND
A33	NC_RSVD_3	NC	B33	HSON_4(TX)
A34	GND	A29	B34	HSOP_4(TX)
A35	HSIN_4(RX)	A30	B35, B36	GND
A36	HSIP_4(RX)	A31	B37	HSON_5(TX)
A37, A38	GND	A32	B38	HSOP_5(TX)
A39 A40	HSIN_5(RX)	A33 A34	B39, B40	GND
A40 A41, A42	HSIP_5(RX) GND	A34 A35	B41 B42	HSON_6(TX) HSOP 6(TX)
A41, A42 A43	HSIN_6(RX)	A35 A36	B43, B44	GND
A43	HSIP_6(RX)	A30 A37	B45	HSON_7(TX)
A45, A46	GND	A38	B46	HSOP_7(TX)
A47	HSIN_7(RX)	A39	B47	GND
A48	HSIP_7(RX)	A40	B48	PRSNT_2_B48
A49	GND	A41	B49	GND
A50	NC_RSVD_5	NC	B50	HSON_8(TX)
A51	GND	A43	B51	HSOP_8(TX)
A52	HSIN_8(RX)	A44	B52, B53	GND
A53	HSIP_8(RX)	A45	B54	HSON_9(TX)
A54, A55	GND	A46	B55	HSOP_9(TX)
A56	HSIN_9(RX)	A47	B56, B57	GND
A57	HSIP_9(RX)	A48	B58	HSON_10(TX)
A58, A59	GND	A49	B59	HSOP_10(TX)
A60	HSIN_10(RX)	A50	B60, B61	GND
A61	HSIP_10(RX)	A51	B62	HSON_11(TX)
A62, A63	GND	A52	B63	HSOP_11(TX)
A64	HSIN_11(RX)	A53	B64, B65	GND
A65	HSIP_11(RX)	A54	B66	HSON_12(TX)
A66, A67	GND	A55	B67	HSOP_12(TX)
A68	HSIN_12(RX)	A56 A57	B68, B69	GND
A69	HSIP_12(RX) GND	A57 A58	B70 B71	HSON_13(TX) HSOP_13(TX)
A70, A71 A72	HSIN_13(RX)	A58 A59	B71 B72, B73	GND
A72 A73	HSIP_13(RX)	A60	B72, B73	HSON_14(TX)
A73 A74, A75	GND	A61	B75	HSOP_14(TX)
A74, A75	HSIN_14(RX)	A61 A62	B75, B77	GND
A70 A77	HSIP_14(RX)	A62	B78	HSON_15(TX)
A77 A78, A79	GND	A64	B79	HSOP_15(TX)
A80	HSIN_15(RX)	A65	B80	GND
A81	HSIP_15(RX)	A66	B81	PRSNT_2_B81
A82	GND	A67	B82	GND
NC	NC_MGMT_RST	A9	NC	NC_MFG
NC	NC_LED/ACTIVITY	A10	NC	NC_DUALPORTEN
NC	NC_REFCLK1_P	A14	NC	NC_PWRDIS
NC	NC_REFCLK1_N	A15		



BLE Gen-Z Side-B	Ground pin	Zero volt reference, all tied together		
P2 B2/B3/B4/B5/B6	Power pin	Supplies power to the card		
/B68/B69	High speed pin	High speed signals		
	Detect	Sense Pin		
)	Other aux	May be pulled low or sensed by multiple cards		
	Reserved	Reserved for future use and no connect		




3MTM Twin Ax Assembly



Cable compresses down to 7 mm without compromising performance Insertion loss is not significantly impacted by folding













Adding Capacitors to the PCB

to improve Power Integrity and









- Added high-frequency by-pass capacitors to power rails
 - to reduce Simultaneous Switching Noise (SSN) effects




Two Assemblies in 1U Height (44.5 mm)

- Two PCIe Slots in 1U chassis
- Cable assembly folded onto itself





Same PCB assembly for both assemblies to minimize number of SKUs








Enabled Options Add-in Card (Riser Attached)










Enabled Options Add-in Card (Cable Attached) Ready for High-speed!


PCIe CEM Cabled Connector



Native SFF-TA-1002 4C **Cabled Receptacle**










Realized Both Options (for Add-in Card attachment)






























The Datacenter-Ready Secure Control Module (DC-SCM)

The Datacenter-Ready Secure Control Interface (DC-SCI)





&



DC-SCM (in a nutshell)

- Memory, and IO Slots
- and move them to a new Module
- connectors for Fan control



• DC-SCM is "the heart of the motherboard" when we extract CPU(PCH),

• Given a traditional 1S, 2S, 4S, ... Motherboard, extract CPU/PCH, DIMM Slots, IO Slots, and the associated VRs, Clock Drivers, and Reset Circuitry,

• The residual is the DC-SCM which will include everything else such as BMC, RoT, Flash, and PSU control along with optional Boot SSD and









DC-SCM (Motivation)

- Don't reinvent the wheel with each new server design
- Unify the solution to support multiple architectures

"Same as before" with F/W, S/W, & Services-- maintaining the established tools and solutions experience with the same management, power sequencing, reset, FRU ID, VPD, ...

A vehicle to drive a common Boot, Monitoring, Control, and Remote Debug procedures for Xeon, EPYC, ARM64, and Power Servers with the same firmware, diagnostic tools, manufacturing tools











Software Standardization

Collaborating with CPU suppliers, Open Computing Project community (**OCP**), Linux Foundation, and Open System Firmware (**OSF**) to standardize the hardware and software for **OpenBMC** with **RedFish** interface and for the system BIOS/UEFI based on **EDK-II**







DC-SCM (Ingredients)

- Most MBA building blocks are stateless
- **Motherboards**
- associated circuitry), BIOS & BMC Flash, and the Boot Device





 The secure control module (DC-SCM) includes all system related components (other than CPU/Mem/IO) that are normally present on

 Baseboard Management Controller (BMC), Realtime Clock (RTC), FAN/PSU Control, Root of Trust Chip (RoT: Cerberus/Other and the

SCM holds control bits secured (no firmware on CPU/Mem Module)



DC-SCM (Form Factors)

The SCM is small enough to fit anywhere in the Chassis

Flexible as development vehicle or for Expansion Chassis:

- 1. Cabled to Chassis Edge for external connections such as RJ45, Serial Console, and cabled internally for Fans, PSUs, ...
- IO connectors at the Edge of the Chassis; DC-SCI for interfacing to CPU/Mem Module: 2. A plug-in module like OCP NIC-3: co-planar to CPU/Mem Module

 - 3. A plug-in module like low-profile PCIe cards: plugs vertically into the CPU/Mem module













An example of DC-SCM







DC-SCM

- **Receives Power**
- Remote Control at Cloud Scale CPU/Memory/IO Module (Xeon, EPYC, ARM64) Expansion Chassis (JBOD, JBOG) Fans, PSUs
- Includes


BMC and Rack Management Interface Flash Devices (all Firmware) RoT and TPM for Security **Optional Boot SSD** Remote, at-scale Debug



DC-SCM


 (\bigcirc) 6 MB **** Ο

DC-SCI SFF-TA-1002 4C+ 168-pin, Scalable Connector






Another Example of DC-SCM (OCP NIC3 Form Factor)









SFF-TA-1002 4C+ 168-pin, Scalable Connector

With a mechanical key to avoid plugging in the NIC 3.0 connector & vice-versa

Form Factor	Width	Depth	Primary Connector	Secondary Connector
SFF	W1 = 76 mm	L = 115 mm	"4C+" 168 pins	N/A






DC-SCM

Realized






DC-SCM



DC-SC/

DC-SCM (Block Diagram Example)








An Example of SCM Expander Connectors

Function	Qty
M2 socket	1
TPM connector	1
SPI socket	5
RoT connector	1
VGA cable connector	1
NCSI cable connector	1
Front panel cable connector	1
FAN cable connector	2
BMC debug UART Pin header	1
HOST UART Pin header	1
Auxiliary UART Pin header	1
Reserved UART Pin header	1
Pin header	2
PSU cable connector	2
JATG cable connector	1
Reserved USB cable header	1
ID LED header	1
Battery	1
I2C Header	1
Golden Finger	1





SFF-TA-1002 4C+ 168-pin, Scalable Connector





DC-SCM to CPU/Mem Module Interface (DC-SCI)






Pinout and definition



Pin Reduction via SGPIO

Dedicated Signals through DC-SCI Signals conditioned through the SCM CPLD rsGPI: Signals Multiplexed via CPU_CPLD, presented in Registers at SCM_CPLD, READ by BMC rsGPO: BMC WRITEs into SCM_CPLD Registers, signals Multiplexed via sGPO, CPU_CPLD de-Muxes them sGPI: Signals Multiplexed via CPU_CPLD, de-Muxed by SCM_CPLD for BMC to use directly sGPO: Signals Multiplexed via BMC_CPLD, de-Muxed by CPU_CPLD to various places



168-pin, Scalable Connector Gold-finger Plugin or Cabled



SFF-TA-1002 4C+ 168-pin, Scalable Connector Right-angled or Vertical



Pin Reduction Techniques

Various techniques for reducing required BMC and DC-SCI pins


CPU Module CPLD serially shifts GPIOs to/from SCM CPLD; SCM CPLD replicates them on pins connected to BMC GPIOs. (for latency-insensitive signals that need "exact" replication at BMC for firmware compatibility)

CPU Module CPLD serially shifts GPIs to SCM CPLD; In response to an Event/Interrupt, BMC READs GPIOs via SPI (or I2C) (for latency-insensitive signals and signals that don't need "exact" replication at BMC for firmware compatibility)

BMC WRITES GPOS via SPI (or I2C) into SCM CPLD. SCM CPLD serially shifts them onto CPU Module CPLD. CPU Module CPLD replicates them as parallel signals to go to various places on the CPU/Memory Module. (for latency-insensitive signals and signals that don't need "exact" replication at BMC for firmware compatibility)







DC-SCI (pinout implemented in PoC)

Connector Type: SFF-TA-1002 4C+ 168-pin, Scalable Connector

DC-SCM Connector: Gold-finger

CPU/Memory/IO Module Connector: **Right-angled or Vertical Receptacle**





Function	168	Comment	
BIOS SPI	6	Serboard SPI	
BMC_PCIE	7	PCIE to BMC	
CPLD_SGPIO	9	CPLC comunication interface between MB/SCM	
Critical GPIO	30	The critical event dedicate pin	
GND	23	GND	
I2C ALERT	13	I2C ALERT signal	
JTAG	5	JTAG to MB	
LPC & ESPI	12	LPC or ESPI	
M2_CLK	2	PCIE clock to M.2 connector	
M2_PCIE	4	PCIE to M.2 connector	
PECI	2	PECI for Intel platform	
POWER	5	3*P12V_STBY, 1* for LPC/ESPI power difference	
Sequence	3	For sequence control reference	
I2C	26	I2C BUS	
SPI	0	SOC/PCH SPI to SCM board	
UART	2	SOC/PCH UART to BMC	
USB	4	SOC/PCH USB to SCM	
Remote Debug	4	For Intel/AMD remote debug	
TPM	2	TPM IRQ & chip select	
FPGA SPI	4	Reserve for the FPGA FW	
RSVD	5	Reserved	
PSU Connector	0	PSU Connector signals	





DC-SCM accelerates deploying servers from various suppliers into the datacenter Standardizing **DC-SCI** for ease of integration into various datacenters Flexibility to use **BMC** and **RoT** chips of choice on any platform

From a Datacenter point of view:

ARM64-, Power-based 1S, 2S, 4S, ...) and expansion chassis, JBODs, JBOG, JBOFs, ...

<u>From OEM/ODMs' point of view:</u>

A product will fit datacenters of various CSPs or Hyperscalers

otherwise, each Datacenter Provider may have its own version of DC-SCM





- with one DC-SCM, a datacenter may support multiple variants of servers (AMD-, Xeon-,
- If we are smart, one DC-SCM may enable supplier products into different DC types;



Call to Action

Chassis, etc. with

DC-SCI connector in mind.

Make your solution Datacenter-Ready!


Join the effort to enhance DC-SCM and DC-SCI https://www.opencompute.org/projects/server





Design your Servers, Expansion Chassis, JBODs, JBOGs, JBOFs, multi-Server









Open. Together.

OCP Regional Summit 26–27, September, 2019





Presenter

Siamak Tavallaei is a Principal Architect at Microsoft Azure and cochair of OCP Server Project. Collaborating with industry partners, he drives several initiatives in research, design, and deployment of hardware for Microsoft's cloud-scale services at Azure. He is interested in Big Compute, Big Data, and Artificial Intelligence solutions based on distributed, heterogeneous, accelerated, and energy-efficient computing. His current focus is the optimization of large-scale, mega-datacenters for general-purpose computing and accelerated, tightly-connected, problem-solving machines built on collaborative designs of hardware, software, and management.





Backup Slides







An Example of an OCP RoT Chip

GPI01 GPI05 GPIO4 GPI03 GPI02 GPI06 32 31 30 29 28 27 26 25

GPIO7	1	
GPIO8	2	
HOLD OFF #	3	
RESET MON 0	4	
RESET MON 1	5	
TITAN RESET #	6	
RECOVERY	7	
VDD	8	

9	10	11	12 SPI	13 SPI IO1	14	1
GND	SPI CLK	SPI CS	SPI IO0 (MISO)	IO1 (MOSI)	SPI IO2	SPIIO3






24
23
22
21
20
19

- 4 GND
- 3 SPS RESET #
- 2 SPS 103
- SPS IO2
- 0 SPS IO1 (MOSI)
- 9 SPS IO0 (MISO)
- 18 SPS CS
- 17 SPS CLK

5 16



An Example of an OCP RoT Chip










RoT Pin Description

GPIO	Function 1	Function 2
0	SMBus0 Alert#	JTAG TDO
1	SMBus0 SCL	JTAG TDI
2	SMBus0 SDA	JTAG TMS
3	Flash Reset #	JTAG TCK
4	UART TX	
5	UART RX	
6	SMBus1 Alert#	
7	SMBus1 SCL	USB N
8	SMBus1 SDA	USB P






Pin	Signal	When Unused	I/O	Description
3	HOLD OFF #	PU	0	Active low output, holds the boot de while the flash is being verified
4	RESET MON 0#	PU	I	Active low input, used to monitor th the boot device
5	RESET MON 1#	PU	I	Active low input, used to monitor th the boot device
6	RESET#	-	I	Active low chip reset. Must be held Xms after Vdd goes high
7	RECOVERY	-	Ι	Hold to VDD at reset to trigger new to be read in on the SPI slave interf should only be driven by a header. recommended circuit application no
10	SPI CLK		0	SPI master clock
11	SPI CS #	PU	0	SPI master chip select
12	SPI IO0 (MISO)		I/O	SPI master I/O 0; MISO in single m dual/quad mode
13	SPI IO1 (MOSI)	PU	I/O	SPI master I/O 1; MOSI in single m dual/quad mode
14	SPI IO2	NC	I/O	SPI master I/O 2 in quad mode
15	SPI IO3	NC	I/O	SPI master I/O 3 in quad mode
17	SPS CLK	NC	I	SPI slave clock
18	SPS CS #	PU	I	SPI slave chip select
19	SPS IO0 (MISO)	NC	I/O	SPI slave I/O 0; MISO in single mod dual/quad mode
20	SPS IO1 (MOSI) eSPI Alert#	NC	I/O	SPI slave I/O 1; MOSI in single mod dual/quad mode; eSPI Alert#
21	SPS IO2	NC	I/O	SPI slave I/O 2 in quad mode
22	SPS IO3	NC	I/O	SPI slave I/O 3 in quad mode
23	SPS RESET #	PU	Ι	eSPI slave reset



I²C Tree





Open. Together.



Rev:

0.1D

SCM Power Distribution

PGPPA_STBY PECI_VTT P12V_STBY

GOLD FINGER

P12V_PSU

P5V_STBY

Rev: 0.1c





