Cadence

Rishi Chugh , Product Marketing , IPG 12/18/2019

Cadence Design Systems, Inc

Founded in 1988

by the merger of SDA Systems, Inc. and ECAD, Inc.

Lip-Bu Tan, CEO

S&P 500 Nasdaq 100



Source: Cadence Earnings Press Release, Q4 2019 https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr-ir/2019/cadence-reports-third-guarter-2019-financial-results.html

cadence°

2 © 2019 Cadence Design Systems, Inc. All rights reserved.

Cadence at a Glance





R&D INVESTMENT \$884M

All data as of end of Q4 2018

26 GLOBAL DEVELOPMENT CENTERS

See. 1

PATENTS WORLDWIDE

Cadence Solution Offerings

Intelligence						
	AI Edge Compute IP	ML-Enabled PCB and Packaging Flows	ML-Enabled Silicon Design Tools	ML-Enabled Silicon Design Flows		
Inte						
System	Electro-Magnetic Analysis	PCB Design	Secure Embedded Software	FPGA Prototyping		
	Electro-Thermal Analysis	Advanced IC Package Design	Functional Safety	Software / SoC Validation		
Silicon	Analog and RF IC Design	Digital Logic Design	IC Package Design	Firmware Verification		
	Analog and RF IC Simulation	Digital Logic Implementation	Processor and Interface IP	SoC Functional Verification		

© 2019 Cadence Design Systems, Inc. All rights reserved.

Cadence Intelligent System Design Strategy... Thinking Outside The Chip



The Beginning of the "More Than Moore" Era

- For the past five decades, the electronic industry has thrived while enjoying the benefits of Moore's Law. But things are changing...The economics of semiconductor logic scaling are gone
- Gordon Moore knew this day would come. He also predicted that "It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected".
- Heterogeneously integrated packaging (SiP) will be leveraged to design the next generation of electronic products

OSPONT

- SiP will replace SoC
- The generation of "More Than Moore" is here...



HBM

Processor

HBM

Is Moore's Law Already Dead?

- It's more than the limitations of physics...
- Cost per transistor has steadily increased since 2012/3 (28nm)
- Designing chips at the latest nodes is hard and expensive
 - Low-volume businesses can't justify the NRE costs of designing an SoC at the latest node
 - Requires huge teams of engineering specialists that aren't always easy to find
 - Systems and software companies now designing chips and challenging the status quo of SoC approach
- Todays SoC's are reaching reticle limits...but big chips don't yield anyways
- More Analog/RF content in today's designs.
 - Analog/RF never have benefited from Moore's Law





cādence[°]

More Than Moore Example...

Processor to memory latency reduction

- Stack thinned memory chips with controller
- Place memory stacks very close to processor on silicon interposer (2.5D IC)
- Dramatic reduction in size
- Simplifies board-level design
- Drastic reduction in latencyReduction in power
- Thermal needs proper consideration

Board-level

Package-level

17975F



Transitioning to "More than Moore"...Heterogeneous Integration

SiP becomes the new SoC?

- Modular approach vs monolithic approach
 - Not everything needs to be designed in the same process node
- Leveraging IP in the form of chiplets
 - IP that is physically realized working on a standard communication interface (AIB, PCIe[®], HBM, etc.)



The *new* IP



The *new* modularized SoC (long-term vision)



technology (PDK)

Evolution of Multi-Chip(let) Packaging...



10 © 2019 Cadence Design Systems, Inc. All rights reserved.

The Next Packaging Paradigm Change is Here...

2.5D-IC/FOWLP/	
Leadframe BGA/LGA 2.5D-IC/FOWLP/ Embedded Bridges 3	3D-IC

What Are We Announcing ?

Cadence[®] UltraLink[™] D2D PHY IP

- High-performance, low-latency PHY IP for die-to-die connectivity
 - Fastest NRZ D2D PHY 40Gbps
 - Targets cloud HPC and networking applications 1Tbps/mm beachfront bandwidth
 - Supports MCMs on organic substrate. No silicon interposer required 130um bump pitch
 - 7nm process The preferred node for the HPC market
- IP is proven in 7nm silicon

Extends Cadence's existing HPC IP portfolio





Chiplet Value Proposition

- Allow flexibility in choosing process node, core die and SerDes don't need to be on the same process node
- Achieve better yield by reducing die size
- Shorten IC design cycle and simplify integration complexity by separating high-speed SerDes into chiplet
- Lower manufacturing cost by purchasing known good die



Die-to-Die Interconnect Tradeoffs



There's NO one size fits all solution for D2D connectivity

cadence°

Die-to-Die Interconnect Options



© 2019 Cadence Design Systems, Inc. All rights reserved.

Example: 51.2 Tbps Switch

- Organic substrate (MCM)
- Each chiplet provides 6.4T bandwidth
- Use 8 chiplet to support 51.2T total bandwidth
- D2D interface between I/O chiplets and cores
- D2D interface between two cores





772G pet

1725 Chiplet

772G et Chiplet

1725 Chiplet

125 Chiplet

1729 Chiplet

12Chiplet

12G let

SwitchCore

Switch Core

Example: AI/ML Accelerator

IBM

HBM

Accelerator

112C es GenDes HBM

1120 es 5810es

112C 65

172G es

S



- 2.5D interposer for HBM
- 112G SerDes provides chip-to-chip connectivity
- D2D interface between I/O chip-lets and the core

Under the Hood: UltraLink[™] D2D PHY IP High-bandwidth, low-power, low-latency die-to-die interconnect



- Flexible line rate of 20-40Gbps NRZ
- ~500Gbps bidirectional bandwidth in 1mm of beachfront (1Tbps/mm aggregate)
- Support 8dB insertion loss (20+mm trace)
- Low power and ultra-low latency
- Forwarded clock
- Raw BER of 1e-15, no FEC
- Sideband for link management
- Targets 130u bump pitch for MCM applications
- Also supports micro bump for silicon interposer
- Integrated Spacial encoding and lane-to-lane deskew logic

Cadence[®] UltraLink[™] D2D PHY IP Test Board



UltraLink[™] D2D PHY IP TX: 40Gb/s



Bump Diagram Example

240 Gbps Full Duplex (480Gb Aggregate) Bandwidth in 0.5 mm of die edge



High Speed Signals in 1st 4 rows



- 7 TX, 2 Clk, 2 Sideband,
- RX Group
 7 RX, 2 Clk, 2 Sideband,
- Group. [X: 260u, Y: 1300u]

• 1Tx and 1 RX groups shown above

- Line Rate 20-40Gbps
- Effective number of Lanes after coding overhead 6 TX, 6 RX
- Bandwidth 240G RX + 240G TX Total Power for configuration 360mW
 @ 40G, 180mW @ 20G
- Die Edge → 0.5 mm , Die Area → 0.68 mm²

UltraLink 40G RX On Die Eye Plot

Long Channel

65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	Π.,
65535	65535	65535	65535	65535	65535	65535	65535	25693	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	9895	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	702	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	49	29474	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	1	4483	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	60488	0	583	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	11471	0	15	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	1934	0	3	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	282	0	0	8777	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	17	0	0	1630	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	1	0	ō	209	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	0	ō	ŏ	11	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	45093	0	0	ő	0	46870	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	13745	0	0	0	0	11408	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	4091	0	0	0	0	1858	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	876	0	0	0	0	407	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	148	0	0	0	0	22	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	9	0	0	0	0	3	49149	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	0	0	0	0	0	0	19663	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	0	0	0	0	0	0	4611	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	0	0	ō	ō	ō	ō	1046	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	29622	ō	ő	ŏ	ŏ	ŏ	ŏ	124	65535	65535	65535	65535	
65535	65535	65535	65535	65535	10847	ō	ñ	ő	ő	ő	ŏ	12	65535	65535	65535	65535	
65535	65535	65535	65535	65535	4817	0	0	0	0	0	0	3	46536	65535	65535	65535	
65535	65535	65535	65535	65535	864	0	0	0	0	0	0	0	10179	65535	65535	65535	
65535	65535	65535	65535	65535	160	0	0	0	0	0	0	0	2077	65535	65535	65535	
65535	65535	65535	65535	65535	28	0	0	0	0	0	0	0	932	65535	65535	65535	
65535	65535	65535	65535	65535	4	0	0	0	0	0	0	0	103	65535	65535	65535	
65535	65535	65535	65535	65535	1	0	0	0	0	0	0	0	25	65535	65535	65535	
65535	65535	65535	65535	65535	0	0	0	0	0	0	0	0	16	65535	65535	65535	
									1.1								
65535	65535	65535	65535	65535	0	0	0	0	0	0	0	0	102	65535	65535	65535	
65535	65535	65535	65535	56158	0	0	0	0	0	0	0	0	395	65535	65535	65535	
65535	65535	65535	65535	65535	0	0	0	0	0	0	0	0	2450	65535	65535	65535	
65535	65535	65535	65535	65535	0	0	0	0	0	0	0	0	5439	65535	65535	65535	
65535	65535	65535	65535	65535	12	0	0	0	0	0	0	0	12625	65535	65535	65535	
65535	65535	65535	65535	65535	100	0	0	0	0	0	0	0	29636	65535	65535	65535	
65535	65535	65535	65535	65535	348	0	0	0	0	0	0	3	52524	65535	65535	65535	
65535	65535	65535	65535	65535	1387	0	Ó.	o	0	o	0	9	65535	65535	65535	65535	
65535	65535	65535	65535	65535	8364	0	0	ō	0	ō	0	64	65535	65535	65535	65535	
						ō	ñ	ő	ō	ő	ŏ	231					
65535	65535	65535	65535	65535	37275								65535	65535	65535	65535	Ε.
65535	65535	65535	65535	65535	65535	0	0	0	0	0	0	2088	65535	65535	65535	65535	Ε.
65535	65535	65535	65535	65535	65535	2	0	0	0	0	0	5656	65535	65535	65535	65535	Γ.,
65535	65535	65535	65535	65535	65535	127	0	0	0	0	0	10308	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	65535	1543	0	0	0	0	12	22278	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	7912	0	0	0	0	26	50235	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	65535	49574	0	0	0	0	165	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	1	0	0	0	447	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	41	0	0	0	1605	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	957	0	0	0	6637	65535	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	65535	65535	15824	ō	ŏ	ŏ	29103	65535	65535	65535	65535	65535	Ε.
65535	65535	65535	65535	65535	65535	65535	65535	2	ŏ	7	53424	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	74	0	53	65535	65535	65535	65535	65535	65535	
																	Ε.
65535	65535	65535	65535	65535	65535	65535	65535	553	0	283	65535	65535	65535	65535	65535	65535	E .
65535	65535	65535	65535	65535	65535	65535	65535	10277	4	1263	65535	65535	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	65535	65535	65535	65535	249	8467	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	65535	4635	46928	65535	65535	65535	65535	65535	65535	Ε.
65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	Γ.
65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	
		65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	65535	
65535	65535										65535						1
65535 65535	65535 65535	65535	65535	65535	65535	65535	65535	65535 65535	65535	65535							

Short Channel



22 © 2019 Cadence Design Systems, Inc. All rights reserved.

cadence®

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.