


Cost-Aware Exploration for Chiplet-Based Architecture with Advanced Packaging Technologies

Tianqi Tang, Yuan Xie

tianqi_tang@ucsb.edu, yuanxie@ece.ucsb.edu



University of California, Santa Barbara

Motivation (1/3): Trends of ML Accelerators in Datacenter



- **Tech Node** scales down while **Silicon Area** gets larger.
- From Cost Perspective, Monolithic vs Chiplet 🤔

Motivation (2/3): The Advanced Package Technologies



Silicon interposer based 2.5D
Nvidia Ampere




Figure 1. A top view of a 38 mm x 30 mm organic interposer manufactured.

Organic interposer based 2.5D
[TETC'2016]






Figure 2.2.1: Three heterogeneous technology chiplets leveraged to many products and markets.

MCM, AMD Mantissa & Rome
[ISSCC'2020]

Motivation(3/3): Cost Model of Chiplet System



Manufacture Cost Modeling for Chiplet-based Architecture



X-axis: Chiplet partition and additional die-die interface, Y-axis: Interconnect offloading

$$A_{\text{sub}} = A_{\text{int}} \cdot f_{\text{int}} = \sum_{\text{die}} A_{\text{die}} \cdot f_{\text{die}}$$

Metal & Build-up Layers


User Input

- Die Area
- Tech Node

Backend Data



IC KNOWLEDGE LLC

- Raw Cost C_{wafer}
- C_{panel}
- Defect Rate ϕ_{wafer}



Case Study (1/2): Homogeneous Chiplet System

- The optimal partition granularity




Observation:

- Fine-grained partition (or larger #Chiplet) does not always win in terms of cost.
- Under the optimal granularity, **Area_per_chiplet** falls in the range of 100mm² to 200mm².
- MCM system can also get satisfying cost benefits, but silicon interposer CANNOT.


Case Study (2/2): Heterogeneous Chiplet System

- Heterogeneous Chiplet System with HBM Stacks



Observation:

- OI introduces less than 50% overhead for HBM stacks; while SI gets much larger cost overhead;
- The bonding cost takes the majority in OI; while the interposer cost takes the majority in SI.



Summary

- Cost Model for Chiplet System with Advanced Package Technologies:
 - Supporting the cost of silicon/organic interposer based 2.5D and MCM
 - Cost-aware study on the homogeneous/heterogeneous chiplet systems

Thanks for Your Attention!

Q&A