

ODSA **OpenHBI** Workstream proposal

Open High Bandwidth Interconnect for chiplets



ODSA Workshop
Dec 18, 2019



Outline

- > The Proposal – A new ODSA OpenHBI Workstream
- > Introduction to OpenHBI
- > Scope of OpenHBI spec work
- > Target Milestones and Roadmap
- > Call for Interest




Problem Statements and Goals for OpenHBI Proposal

- > A wide range of I/O types and electricals can be used for chiplets and die-to-die interconnects, BUT.....
- > It takes a lot of efforts and time to:
 - >> Standardize the I/O type, electrical and channels
 - >> Interoperability and Compliance at co-packaging level
 - >> Design IPs, Verification IPs, Test ecosystems build up
 - >> Manufacturability between heterogenous chiplets from different vendors
- > OpenHBI proposal leverages JEDEC HBM specifications which is:
 - >> Proven and matured standards
 - >> Highest volume standard-based chiplet application
 - Broad deployment in GPU, FPGA, Networking, AI, 5G and many more
 - >> High performance and energy efficiency with advanced roadmap

The Proposal

- > Start a new ODSA “OpenHBI Workstream” dedicated to create a high-performance die-2-die interconnect over Si Interposer, FO or fine-pitch organic substrate that meets next gen requirements:
 - >> High performance >> 500Gbps/mm
 - >> Energy efficient ~1pJ/bit or better
 - >> Low latency < 5ns
 - >> Reliable BER < 1e-15
 - >> Scalable and Extensible
 - >> Manufacturable (with Lane Repair capability)
- > OpenHBI PHY (L0) and Link (L1) definition
 - >> Plan to support ODSA TPA proposal (Transport and Protocol Agnostic interface)



OpenHBI : Key Features

- > Leverage JEDEC HBM IO types, electricals and signal designations
- > Supports Silicon interposer or similar technologies
 - >> e.g., FO-WLP, fine pitch organic substrate
- > Multi-Terabits/sec BW per full OpenHBI PHY unit
 - >> Symmetric, dual-simplex, multi-channel chip-to-chip interface
 - >> Scalable to well beyond 10Tbps with multiple OpenHBI PHY units
 - >> Flexible orientation; supports same-orientation and 180° rotated die use cases.
 - >> Yield enhancement with “Lane repair” feature in either orientations
- > Optimized for shorter reach and scalable number of channels for target use cases.
- > A device conformed to OpenHBI can be designed to support both OpenHBI and JEDEC HBM memory devices




OpenHBI DWORD (L0 unit) and Channel

- > OpenHBI consists of eight 128-bit Channels; each consists of four 32-bit sub-channel called “DWORD” or L0 unit
 - > Each L0 unit consists of 32 DQs, PAR, 4 DM (additional 12.5% to DQ bandwidth), 4 DBI and RD0/1 (lane repair)
- > OpenHBI Channel:
 - > Dual simplex link with $2 \times \text{L0 Tx} + 2 \times \text{L0 Rx} \rightarrow \text{total } 128 \text{ DQs} + 4 \text{ PAR} + 16 \text{ DM}$
 - > Bits carried over “DM” can be mapped to protocol-specific framing, flow control and vendor-defined info etc.
 - > DBI pins are used to minimize signal toggling to maximize energy efficiency



Mechanical Bumps	Direct Access Test Port	Power Supply Region	DWORD0 Ch e	DWORD0 Ch a
			DWORD0 Ch f	DWORD0 Ch b
			DWORD1 Ch e	DWORD1 Ch a
			DWORD1 Ch f	DWORD1 Ch b
			AWORD Ch e	AWORD Ch a
			AWORD Ch f	AWORD Ch b
			DWORD2 Ch e	DWORD2 Ch a
			DWORD2 Ch f	DWORD2 Ch a
			DWORD3 Ch e	DWORD3 Ch a
			DWORD3 Ch f	DWORD3 Ch a
Depopulated micropillar area			Reset, IEEE1500 port, Temp	
Mechanical Bumps	Direct Access Test Port	Power Supply Region	DWORD0 Ch g	DWORD0 Ch c
			DWORD0 Ch h	DWORD0 Ch d
			DWORD1 Ch g	DWORD1 Ch c
			DWORD1 Ch h	DWORD1 Ch d
			AWORD Ch g	AWORD Ch c
			AWORD Ch h	AWORD Ch d
			DWORD2 Ch g	DWORD2 Ch c
			DWORD2 Ch h	DWORD2 Ch d
			DWORD3 Ch g	DWORD3 Ch c
			DWORD3 Ch h	DWORD3 Ch d

JEDEC HBM2
Bump organizations

(available for public download)



OpenHBI Channel
Dual simplex,
2 L0 Tx, 2 L0 Rx



OpenHBI Scalability

> OpenHBI


- >> 4 group sizes to optimize for various use cases
 - 1, 2, 4 and 8 Channels (1/8th, 1/4th, 1/2 and Full OpenHBI PHY unit)
 - E.g., 400G, 800G, 1.6T and 3.2Tbps @3.2Gbps/pin **true data bandwidth.** (protocol and flow control overhead mapped to carry over repurposed DM signals)
- >> Scalable with multiple full OpenHBI PHY units

> Bifurcation


- >> All OpenHBI channels are symmetric and identical
- >> A multi-channel OpenHBI can be designed to support bifurcation to connect with multiple chiplets
 - E.g., 8-Ch can bifurcate to 2x 4-Ch OpenHBI interfaces

> Optional JEDEC HBM backward compatibility

- >> A device conformed to OpenHBI can be designed to support both OpenHBI and JEDEC HBM memory devices




OpenHBI Scalability: 1/8, 1/4, 1/2, Full PHY unit




Bifurcation example

Orientation-Independent Routing and Lane Repair

- > OpenHBI PHY supports same orientation or 180° rotated orientation routing
 - >> Include routing techniques to support both orientations
 - >> Support JEDEC RD0/RD1 redundant wiring to enhance packaging yield in both orientations



Same Orientation



Rotated Orientation

Figure of Merits – OpenHBI

Metrics	OpenHBI-2 (based on HBM2/2e-PHY)	OpenHBI-3 (based on HBM3-PHY*)	Next Gen**
OpenHBI			
Link Rate (Gbps)	2.4G – 3.2G	4G – 6.4G	>> 8G **
Reach (mm)	3mm	3mm	
IO Power (pJ/bit)	IO: 0.9pJ/bit @1.2V (3mm channel, with DBI)	IO: 0.5pJ/bit, @0.4V (3mm Channel, with DBI)	
Gbps/mm	730	1150*	
Gbps/mm / pJ/bit	811	2300*	
Gbps/mm2	403	600	
Common characteristics			
Clocking	Shared clock (Mesochronous)	Shared clock (Mesochronous)	
Protection	Parity (per DWORD)	Parity (per DWORD)	
Latency (ns) (TX to RX PHY)	4.2 ns	< 4ns	
Beach front pitch (um)	55um	TBD*	
Connectivity Media / layers	Si Interposer / Fine pitch organic substrate	Si Interposer / Fine pitch organic substrate	
PWR/GND bumps	Included	included	

* Based on true data bandwidth and conservative bump pitch. Can be enhanced.

To compare apple-to-apple to other raw BW numbers, adds 12.5% (x 1.125)

** OpenHBI Workstream work item

Proposed Scope of OpenHBI specification works

> Layer 0 – Physical Layer


- >> PHY layer details
- >> Physical connectivity and routing
- >> Flexible Orientation considerations
- >> Redundant wiring for yield management

> Layer 1 – Link Layer


- >> Link Layer services
- >> Lane Aggregation
- >> Framing and Alignments
- >> Integrity and Reliability
- >> Bits reordering
- >> Power Management
- >> Support for ODSA TPA I/F

> Configuration bus – SPI

- >> Reset, Initialization, Configuration, Link training and activation



ODSA Protocol Stack



Target Milestones & Roadmap

- > **Kickoff: 1Q'2020**
- > **OpenHBI-2**
 - » Frameworks and Requirements draft: 2Q'2020
 - » Design-ready draft: 4Q'2020
- > **OpenHBI-3**
 - » Kickoff 2H'2020



Summary of OpenHBI Proposal and Advantages

- > **Leverage Proven and Matured standards → much faster Time-to-Deployment**
 - >> Faster Standardization, Interoperability, Manufacturability, IP and Test ecosystems
- > **State-of-the-Art Performance and Energy efficiency Roadmap:**
 - >> Scalable from 100s Gbps to 10s Tbps of **true data bandwidth**
 - >> < 1pJ/bit and roadmap towards ~0.5pJ/bit
- > **Orientation-Independent**
 - >> Same and 180° rotated orientation
- > **Plan to support TPA and mappable to multiple Inter-package or On-die protocols**
- > **Optional Bifurcation support**
- > **Optional backward compatible to support JEDEC HBM on OpenHBI**

Call for Interest to OpenHBI Workstream

- > Proposed to kickoff OpenHBI Workstream to be a new ODSA Workstream
 - >> Xilinx can contribute Layer 0 and 1 OpenHBI proposal as baseline for OHBI development
- > “Call for Interest” invitation email to all ODSA members
- > If you are interested to contribute or participate, please make sure you are on the ODSA email reflector and reply with:
 1. [“Yes, I like to participate in OpenHBI Workstream”](#)
 2. Name and Email address
- > Or can send email to me or Bapi to indicate your interest
 - >> Kenneth Ma: kma@xilinx.com
 - >> Bapi Vinnakota bapi.vinnakota@ocproject.net
- > We intend to kickoff in 1Q’2020

THANK YOU FOR YOUR INTERESTS !

**Adaptable.
Intelligent.**

