

Open Domain-Specific Architecture (ODSA) Sub-project Launch

Bapi Vinnakota, Netronome



MMIT

Server Track



ODSA: A New Server Subgroup (Incubation)

Extending Moore's Law


- Domain-Specific Accelerators: Programmable ASICs to accelerate highintensity workloads (e.g. Tensorflow, Network Flow Processor, Antminer...)
- Chiplets: Build complex ASICs from multiple die, instead of as monolithic devices, to reduce development time/costs and manufacturing costs.

Open Domain-Specific Architecture: An architecture to build accelerators

- Today: All multi-chiplet products are based on proprietary interfaces
- Tomorrow: Select best-of-breed chiplets from multiple vendors
- Incubating a new group, to define a new open interface, build a PoC



MMIT


















Server Productivity on a Steep Decline


Server productivity heading toward zero with higher throughput requirements



Source: Netronome based on internal benchmarks and industry reports



Death of Moore's Law means general purpose CPUs cannot keep up with demands of new workloads. OCP exploring accelerators.







Domain-Specific Architectures

Tailor architecture to a domain

- Server-attached devices programmable, not hardwired
- Integrated application and deployment-aware development of devices, firmware, systems, software
- 5-10X power performance improvement



Domain-Specific for Machine Learning and AI



A New Golden Age for Computer Architecture John L. Hennessy, David A. Patterson Communications of the ACM, February 2019, Vol. 62 No. 2, Pages 48-60






Source: "An in-depth look at Google's first Tensor Processing Unit (TPU)," Google Cloud, May 2017



Domain-Specific for Networking and Security

Better Power Performance



Cloud Workload

1 Port-blast100 | VXLAN | 1:2 Flows:Rules ntel Xeon Gold 6138P (Arria 10 GX 1150) | Netronome NFP

Google TPU vs. CPU and GPU

Netronome NFP vs. CPU and FPGA

Source: Netronome, based on internal benchmarks and industry reports related to Xeon CPUs and Arria FPGAs










Exponential Costs of Silicon Development



https://semiengineering.com/big-trouble-at-3nm/




- Designs are too costly at advanced nodes
- Impossible to justify for smaller markets
- Only the largest companies can afford
- Stymies innovation
- Limits choice





Solution: Move From Monolithic to Chiplets


Today - Monolithic




Shrink: Integration: Monolithic process shrink Multi-chip on same process

Integration provides nearly all the benefits of a shrink at a fraction of the cost, because of efficient inter-chiplet interconnect






Area, Power and Cost for Shrink vs. Integration



https://www.netronome.com/media/documents/WP_ODSA_Open_Accelerator_Architecture.pdf



Chiplet Use Cases





High-Bandwidth Memory

• 3D stacked memory with interposer and wide parallel standard interface

Xilinx Versal


• Open inter-chiplet interface

имміт



3D INTEGRATION

All the benefits of 2D integration plus a new level of density thanks to Foveros, allowing for a radical rearchitecture of systems-on-chips



• 3D stacked FPGA, SerDes, **Application Processor**

Intel Foveros

• 3D stacked CPU, GPU, **Application Processor**






Growing Interest in Chiplets

I want to...

The biggest problem is...



Great interest across the ecosystem

Great confusion about how this all works




With an Open System:

- More Choice
- **Best-of-breed**
- Leverage economies of scale
- Cheaper




Open Interface for Chiplet-Based Design



Multiple chiplets need to function as though they are on one die









Multi-Chiplet Reference Architecture for DSA

Design Function	Value
IP Qualification	Verified IP for inter-chiplet communicat
Architecture	Leverage reference architecture.
Verification	Focus investment on domain-specific logic.
Physical	Reuse chiplets instead of IP for 40% of th functions in a monolithic design
Software	Open source firmware and software for host-attached operation
Prototype	Aim for reference package design with area, power budgets and pinouts for components
Test and Validation	Develop workflow for chiplets










ODSA in OCP Server Project







M.2 Accelerator

- Multiple OCP projects use accelerators
- Open architectural interface to support accelerator designs across multiple carrier cards
- Power, management, reliability requirements vary across sockets
- Enable a collection of ODSAcompliant chiplets, packages, sockets, in the OCP marketplace

ODSA Focus

Define an open cross-chiplet fabric interface







NETRONCME Achronix® **Data Acceleration** averasemi zGlue **GLOBALFOUNDRIES**[®]






How to Participate: Join a Workstream

Join Interface/Standards:

Join the PoC, Build fast: (Quinn Jacobson/Jawad Nasrullah)





(Mark Kuemerle/Aaron Sullivan)

DMA

Intra-Chiplet

PIPE Adapte

Bunch of Wir

(BoW)


SerDes •••

Source: ODSA

(From ISF Link Lave

Join Business, IP and workflow: (Sam Fuller/Jeff McGuire)

Define test and assembly workflow



Provide PHY technology

ML

ASIC

Workstream contact information at the ODSA wiki

Open. Together.

Develop software

nstruction-Drive

Transfer

USR SerDes





Call to Action

Timeline

- ODSA announced, 7 companies:
- White paper, 10 companies:
- Workshop, 35 companies:
- **OCP** Incubation:

10/1/1812/5/18 1/28/19 3/15/19

How to Participate

- Wiki (WP, Videos, Survey)
- Subscribe to the Mailing list:
- Attend the next workshop:


https://www.opencompute.org/wiki/Server/ODSA https://ocp-all.groups.io/g/OCP-ODSA 3/28/19 @ Samsung, - deep dive and where we need help register at wiki, or search "ODSA" at <u>www.eventbrite.com</u> PoC, Interface/Standards, Business IP/Workflow

Join a workstream:

Thanks to:

Achronix: Quinn Jacobson, Manoj Roge; Aquantia: Ramin Farjad; Avera Semi: Dan Greenberg, Mark Kuemerle, Wolfgang Sauter; Ayar Labs: Shahab Ardalan; ESNet: Yatish Kumar; Kandou: Brian Holden, Jeff McGuire; Netronome : Sujal Das, Jim Finnegan, Jennifer Mendola, Brian Sparks, Niel Viljoen; NXP: Sam Fuller; OCP: Bill Carter, Archna Haylock, Dharmesh Jani, Steve Roberts, Seth Sethapong, John Stuewe, Aaron Sullivan, Siamak Tavallaei; Samtec: Marc Verdiell; Sarcina: Larry Zu; zGlue: Jawad Nasrullah.










Open. Together.



OCP Global Summit | March 14–15, 2019



