


Die-to-die interconnect in a post-Moore world


Ron Ho, Ph.D.

Director, Silicon Engineering, Facebook


A personal corporate history of Moore's Law




Only the paranoid survive!




Can “Super IO”™ obviate Moore’s Law?




Big data: SW peeps decide to build HW!



But custom Si is too costly for most people!




AR/VR: SW peeps decide to build HW!




Moore's Law in a nutshell

1,000,000 transistors
25MHz internal clock
32x10Mbps IO (EISA)
~5W power

★ Corvettell (486)



newsroom.intel.com




M. Bohr, IDF 2014

20,000,000,000 transistors
2GHz internal clock
64x28Gbps external IO
~100W power

Stratix10 FPGA ★


????




Moore's Law in a nutshell

1,000,000 transistors
25MHz internal clock
32x10Mbps IO (EISA)
~5W power

★ Corvettell (486)



newsroom.intel.com




M. Bohr, IDF 2014


20,000,000,000 transistors
2GHz internal clock
64x28Gbps external IO
~100W power

Stratix10 FPGA ★

????




Why Moore's Law has been so great



Why Moore's Law has been so great

Energy efficiency is EVERYTHING


Power = Energy / operation * operation / second
= Energy efficiency⁻¹ * performance
[const] = [drive down] * [drive up]



Why Moore's Law has been so great

Energy efficiency is EVERYTHING


Power = Energy / operation * operation / second
 = Energy efficiency⁻¹ * performance
 [const] = [drive down] * [drive up]



On-chip wires >> C4 solder and PCB traces


Wait... isn't Moore's Law dead?

- This is the theory...



Hm. It's certainly dying...

Why EUV Is So Difficult



“...GF is putting its 7nm FinFET program on hold indefinitely...”

globenewswire.com, 8/27/18


BUSINESS

Chip factory spending to hit all-time high of \$67.5 billion in 2019

IBS, 2016

“Intel’s slip on 10nm is significant.”

extremetech.com, 5/17/18



G. Yeric, IEDM 2015

Rhetorical question #1

If Moore's Law enabled "on-chip-everything";
And "on-chip-everything" enabled low energy;

And "low energy" is EVERYTHING...

What the heck do we do after Moore's Law?

Rhetorical question #1

If Moore's Law enabled it?

Low-power die-to-die interfaces to the rescue

- Achieve "Moore-like" energy scalability
- Allow multi-die systems w/ energy of monolithic ICs
- Exploit high-density IO to obviate serdes
- Leverage simplicity & standardization (esp. test)

Would you ever NOT want integration?




- You're porting a design to an advanced FinFET logic process
 - ...tuned for low-power CPUs, NOT low-variability high-speed analog circuits
- Unfortunately, you also need 28Gbps standards-compliant Ethernet
 - Do you hire 100 people & spend 2 years to re-design the analog serdes?

Would you ever NOT want integration?

- You're porting a design to an advanced FinFET logic process
 - ...tuned for low-power CPUs, NOT low-variability high-speed analog circuits
- Unfortunately, you also need 28Gbps standards-compliant Ethernet
 - Do you hire 100 people & spend 2 years to re-design the analog serdes?
- NO!! Keep the analog on a "friendly" (older) process, use EMIB

Would you ever NOT want integration?

- You're porting a design to an advanced FinFET logic process
 - ...tuned for low-power CPUs, NOT low-variability high-speed analog circuits
- Unfortunately, you also need 28Gbps standards-compliant Ethernet
 - Do you hire 100 people & spend 2 years to re-design the analog serdes?
- NO!! Keep the analog on a "friendly" (older) process, use EMIB



Would you ever NOT want integration?

- You're routing a design to an advanced FinFET logic process

What are the keys to EMIB?

- U


High-density microsolder to minimize serialization and de-serialization

- N

Short channels whose performance is RC-dominated

Modularity and standardization for “circuit construction of correctness”

Straightforward packaging concept avoids incremental risks



Would you ever NOT want integration?

- You're porting a design to an advanced FinFET logic process

What are the keys to EMIB?

- U

High-density microsolder to minimize serial I/O and de-serialization

- N

Short channels whose performance is RC limited

Modularity and standardization for "circuit consistency of correctness"


Straightforward packaging concept with incremental risks

SIMPLICITY

LOW ENERGY


SIMPLICITY

LOW COST



Would you ever NOT want integration?

- You want to build co-packaged optics (the Si photonics edition)
 - ...to leverage a >10x improvement in energy/bit over long electrical links




F. Liu et al.,
JSSC 2012

- But...
 - A transmitter needs silicon processing to minimize thermal effects
 - A receiver needs a non-silicon photodiode and a high SNR

Would you ever NOT want integration?

- You want to build co-packaged optics (the Si photonics edition)
 - ...to leverage a >10x improvement in energy/bit over long electrical links




- A transmitter needs silicon processing to minimize thermal effects
- A receiver needs a non-silicon photodiode and a high SNR

Would you ever NOT want integration?

- You want to build co-packaged optics (the Si photonics approach)
 - ...to leverage a >10x improvement in energy/bit over

$$R_t = \frac{1}{2\pi BW C_d}$$



- A transmitter needs silicon processing to minimize thermal effects
- A receiver needs a non-silicon photodiode and a high SNR

Would you ever NOT want integration?


- You want to build a receiver (the SiPh)

What are the keys to photonic integration?

High-density microsolder to minimize serialization and de-serialization
Short channels with minimal capacitive loading

- TX energy directly proportional to channel capacitance
 - RX's SNR inversely proportional to channel capacitance
- Separation of optical devices from CMOS enables cost feasibility
- TX's micromachining to reduce thermal crosstalk
 - RX's heterogenous materials separated from CMOS fab

- A receiver needs a non-silicon photodiode and a high SNR



$$D = \frac{1}{\gamma d}$$

Would you ever NOT want integration?



- You want to build a... (the Simp...

What are the keys to photonic integration?

High-density microsolder to minimize serial... and de-serialization
Short channels with minimal capacitive loading

- TX energy directly proportional to channel capacitance
 - RX's SNR inversely proportional to channel capacitance
- Separation of optical devices from CMOS enables cost feasibility
- TX's micromachining to reduce thermal crosstalk
 - RX's heterogenous materials separated from CMOS fab

- A receiver needs a non-silicon photodiode and a high SNR



Rhetorical question #2

We don't always **want** monolithic chips;
Separate chips can be simpler, less risky, or lower cost;
How do we enable such heterogenous systems?

Rhetorical question #2

We don't always want to

Separate

Standardized die-to-die interfaces to the rescue

- Separate chips with “unlike” technology needs
- Enable low-cost micromachining in production
- Exploit high-density IO with small parasitics
- Again: leverage simplicity & standardization

cost;

p

The virtue of simplified die-to-die interfaces

Use cases are pretty clear

- Extend (cost and energy versions of) Moore's Law
- Enable tailoring of silicon needs to diverse applications

Key characteristics are also pretty clear

- Low energy (and low-cost) is critical
- Simplicity and standardization unlocks productization

Thank you

Rhetorical question #1

If Moore's Law enabled "something";
And "on-chip-energy";

What

**Low-power die-to-die
interfaces to the rescue – make
multi-die systems the energy
equivalent of monolithic ICs**

Moore's Law?